











SN754410

SLRS007C - NOVEMBER 1986-REVISED JANUARY 2015

# SN754410 Quadruple Half-H Driver

### **Features**

- 1-A Output-Current Capability Per Driver
- Applications Include Half-H and Full-H Solenoid **Drivers and Motor Drivers**
- Designed for Positive-Supply Applications
- Wide Supply-Voltage Range of 4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance **Diode-Clamped Inputs**
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- 3-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents Simultaneous Conduction
- No Output Glitch During Power Up or Power
- Improved Functional Replacement for the SGS L293

# **Applications**

- Stepper Motor Drivers
- DC Motor Drivers
- Latching Relay Drivers

## 3 Description

The SN754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents up to 1 A at voltages from 4.5 V to 36 V. The device is designed to drive inductive loads such as relays, solenoids, DC and bipolar stepping motors, as well as other high-current/high-voltage loads in positivesupply applications.

All inputs are compatible with TTL-and low-level CMOS logic. Each output (Y) is a complete totempole driver with a Darlington transistor sink and a pseudo-Darlington source. Drivers are enabled in pairs with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those drivers are disabled and their outputs are off and in a highimpedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage (V<sub>CC1</sub>) is provided for the logic input circuits to minimize device power dissipation. Supply voltage V<sub>CC2</sub> is used for the output circuits.


The SN754410 is designed for operation from -40°C to 85°C.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE (PIN) | BODY SIZE (NOM)    |
|-------------|---------------|--------------------|
| SN754410    | PDIP (16)     | 19.80 mm × 6.35 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# Simplified Schematic





### **Table of Contents**

| 1 | Features 1                        |    | 9.2 Functional Block Diagram                     |    |
|---|-----------------------------------|----|--|----|
| 2 | Applications 1                    |    | 9.3 Feature Description                          |    |
| 3 | Description 1                     |    | 9.4 Device Functional Modes                      | 9  |
| 4 | Simplified Schematic              | 10 | Application and Implementation                   | 10 |
| 5 | Revision History                  |    | 10.1 Application Information                     | 10 |
| 6 | Pin Configuration and Functions   |    | 10.2 Typical Application                         | 10 |
| 7 | Specifications                    | 11 | Power Supply Recommendations                     | 1° |
| • | 7.1 Absolute Maximum Ratings      | 12 | Layout   | 12 |
|   | 7.1 Absolute Maximum Ratings      |    | 12.1 Layout Guidelines                           |    |
|   | 7.3 Thermal Information           |    | 12.2 Layout Example                              | 1  |
|   | 7.4 Electrical Characteristics    | 13 | Device and Documentation Support                 |    |
|   | 7.5 Switching Characteristics     |    | 13.1 Trademarks                                  |    |
|   | 7.6 Typical Characteristics 6     |    | 13.2 Electrostatic Discharge Caution             | 1  |
| 8 | Parameter Measurement Information |    | 13.3 Glossary                                    |    |
| 9 | Detailed Description 8            | 14 | Mechanical, Packaging, and Orderable Information |    |
|   | 9.1 Overview 8                    |    | IIIOIIIauoii                                     | 14 |

# 5 Revision History

### Changes from Revision B (November 1995) to Revision C


Page

- Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
  Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
  section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
  Mechanical, Packaging, and Orderable Information section.
- Deleted Ordering Information table.

Submit Documentation Feedback



# 6 Pin Configuration and Functions



### **Pin Functions**

| PIN              |              | TYPE | DESCRIPTION   |
|------------------|--------------|------|---|
| NAME             | NO.          | IIFE | DESCRIPTION   |
| 1,2EN            | 1            | I    | Enable driver channels 1 and 2 (active high input)  |
| <1:4>A           | 2, 7, 10, 15 | I    | Driver inputs, non-inverting  |
| <1:4>Y           | 3, 6, 11, 14 | 0    | Driver outputs  |
| GROUND           | 4, 5, 12, 13 | _    | Device ground and heat sink pin. Connect to circuit board ground plane with multiple solid vias |
| V <sub>CC2</sub> | 8            | _    | Power VCC for drivers 4.5V to 36V   |
| 3,4EN            | 9            | I    | Enable driver channels 3 and 4 (active high input)  |
| V <sub>CC1</sub> | 16           | _    | 5V supply for internal logic translation  |



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

|                  |  | MIN  | MAX                  | UNIT |
|------------------|--|------|----------------------|------|
| V <sub>CC1</sub> | Output supply voltage range  | -0.5 | 36                   | V    |
| V <sub>CC2</sub> | Output supply voltage range  | -0.5 | 36                   | V    |
| VI               | Input voltage  | -0.5 | 36                   | V    |
| Vo               | Output voltage range   | -3   | V <sub>CC2</sub> + 3 | V    |
| I <sub>P</sub>   | Peak output current  |      | ±2                   | Α    |
| Io               | Continuous output current  |      | ±1                   | Α    |
| P <sub>D</sub>   | Continuous total power dissipation at (or below) 25°C free-air temperature (3) |      | 2075                 | mW   |
| T <sub>A</sub>   | Operating free-air temperature range   | -40  | 85                   | °C   |
| TJ               | Operating virtual junction temperature range                                   | -40  | 150                  | °C   |
| T <sub>stg</sub> | Storage temperature range  |      | 260                  | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                  |  | MIN                 | MAX | UNIT |
|------------------|--|---------------------|-----|------|
| V <sub>CC1</sub> | Logic supply voltage                   | 4.5                 | 5.5 | V    |
| $V_{CC2}$        | Output supply voltage                  | 4.5                 | 36  | V    |
| $V_{IH}$         | High-level input voltage               | 2                   | 5.5 | V    |
| V <sub>IL</sub>  | Low-level input voltage                | -0.3 <sup>(1)</sup> | 0.8 | V    |
| $T_J$            | Operating virtual junction temperature | -40                 | 125 | °C   |
| T <sub>A</sub>   | Operating free-air temperature         | -40                 | 85  | °C   |

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for logic voltage levels.

#### 7.3 Thermal Information

|                       |                                    | SN754410 |      |
|-----------------------|------------------------------------|----------|------|
|                       | NE                                 | UNIT     |      |
|                       | 16 PINS                            |          |      |
| R <sub>θJA</sub> Junc | tion-to-ambient thermal resistance | 60       | °C/W |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network GND.

<sup>(3)</sup> For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection can be activated at power levels slightly above or below the rated dissipation.



### 7.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

|                      | PARAMETER                         | Т                                | EST CONDITIONS                | MIN                    | TYP                    | MAX                    | UNIT  |
|----------------------|-----------------------------------|----------------------------------|-------------------------------|------------------------|------------------------|------------------------|-------|
| V <sub>IK</sub>      | Input clamp voltage               | I <sub>I</sub> = -12 m           | I <sub>I</sub> = -12 mA       |                        | -0.9                   | -1.5                   | V     |
|                      |                                   | $I_{OH} = -0.5$                  | 5 A                           | V <sub>CC2</sub> – 1.5 | V <sub>CC2</sub> – 1.1 |                        |       |
| $V_{OH}$             | High-level output voltage         | $I_{OH} = -1$ A                  | 4                             | V <sub>CC2</sub> – 2   |                        |                        | V     |
|                      |                                   | $I_{OH} = -1$ A                  | $A, T_J = 25^{\circ}C$        | V <sub>CC2</sub> – 1.8 | V <sub>CC2</sub> - 1.4 |                        |       |
|                      |                                   | I <sub>OL</sub> = 0.5 /          | 4                             |                        | 1                      | 1.4                    |       |
| V <sub>OL</sub>      | Low-level output voltage          | I <sub>OL</sub> = 1 A            |                               |                        |                        | 2                      | V     |
|                      |                                   |                                  | $T_J = 25^{\circ}C$           |                        | 1.2                    | 1.8                    |       |
|                      |                                   |                                  | 5 A                           |                        | V <sub>CC2</sub> + 1.4 | V <sub>CC2</sub> + 2   | V     |
| $V_{OKH}$            | High-level output clamp voltage   | I <sub>OK</sub> = 1 A            |                               |                        | V <sub>CC2</sub> + 1.9 | V <sub>CC2</sub> + 2.5 | V     |
|                      | / Law lavel autout alaren valtana | $I_{OK} = 0.5$                   | A                             |                        | -1.1                   | -2                     | V     |
| $V_{OKL}$            | Low-level output clamp voltage    |                                  | 1                             |                        | -1.3                   | -2.5                   | V     |
|                      | Off-state high-impedance-state    | V <sub>O</sub> = V <sub>CC</sub> | 2                             |                        |                        | 500                    |       |
| I <sub>OZ(off)</sub> | output current                    | $V_O = 0$                        |                               |                        |                        | -500                   | μΑ    |
| I <sub>IH</sub>      | High-level input current          | V <sub>I</sub> = 5.5 V           |                               |                        |                        | 10                     | μΑ    |
| I <sub>IL</sub>      | Low-level input current           | V <sub>I</sub> = 0               |                               |                        |                        | -10                    | μΑ    |
|                      |                                   |                                  | All outputs at high level     |                        |                        | 38                     |       |
| loor                 | Output supply current             | $I_{\Omega} = 0$                 | All outputs at low level      |                        |                        | 70                     | mA    |
| I <sub>CC1</sub>     | Calpat Supply Surroin             | 10 – 0                           | all outputs at high impedance | 25                     |                        | 25                     | 111/1 |
|                      |                                   |                                  | All outputs at high level     |                        |                        | 33                     |       |
| laa.                 | Output supply current             | I <sub>O</sub> = 0               | All outputs at low level      | 20                     |                        | 20                     | nA    |
| I <sub>CC2</sub>     | Output supply current             | 10 - 0                           | All outputs at high impedance |                        |                        | nA<br>5                |       |

# 7.5 Switching Characteristics


over operating free-air temperature range (unless otherwise noted),  $V_{CC1}$  = 5 V,  $V_{CC2}$  = 24 V,  $C_L$  = 30 pF,  $T_A$  = 25°C


|                   | PARAMETER   | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---|-----------------|-----|-----|-----|------|
| t <sub>d1</sub>   | Delay time, high-to-low-level output from A input |                 | 400 |     |     | ns   |
| t <sub>d2</sub>   | Delay time, low-to-high-level output from A input | Soo Figure 2    | 800 |     |     | ns   |
| t <sub>TLH</sub>  | Transition time, low-to-high-level output         | See Figure 3    | 300 |     |     | ns   |
| t <sub>THL</sub>  | Transition time, high-to-low-level output         |                 | 300 |     |     | ns   |
| t <sub>en1</sub>  | Enable time to the high level                     |                 |     | 700 |     | ns   |
| t <sub>en2</sub>  | Enable time to the low level                      | Soo Figure 4    | 400 |     |     | ns   |
| t <sub>dis1</sub> | Disable time from the high level                  | See Figure 4    | 900 |     |     | ns   |
| t <sub>dis2</sub> | Disable time from the low level                   |                 |     | 600 |     | ns   |



# 7.6 Typical Characteristics


 $V_{CC1} = 5 \text{ V}, V_{CC2} = 24 \text{ V}$ 








### 8 Parameter Measurement Information



- A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_w = 10$   $\mu$ s,  $P_{RR} = 5$  kHz,  $Z_O = 50$   $\Omega$
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Test Circuit and Switching Times from Data Inputs



- A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_w = 10$   $\mu$ s,  $P_{RR} = 5$  kHz,  $Z_O = 50$   $\Omega$
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Test Circuit and Switching Times from Enable Inputs




## 9 Detailed Description

#### 9.1 Overview

The SN754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents up to 1 A at voltages from 4.5 V to 36 V. The device is designed to drive inductive loads such as relays, solenoids, DC and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications. All inputs are compatible with TTL and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a pseudo-Darlington source. Drivers are enabled in pairs with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those drivers are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage ( $V_{CC1}$ ) is provided for the logic input circuits to minimize device power dissipation. Supply voltage  $V_{CC2}$  is used for the output circuits. The SN754410 is designed for operation from  $-40^{\circ}$ C to 85°C.

### 9.2 Functional Block Diagram



This symbol is in accordance with ANSI/IEEE Std 91-1984and IEC Publication 617-12.

#### 9.3 Feature Description

#### 9.3.1 High Current, High Voltage Outputs

Four high current and high voltage outputs feature clamp diodes for inductive load driving.




Figure 5. Typical of All Outputs



## **Feature Description (continued)**

### 9.3.2 TTL Compatible Inputs

Data inputs and enable inputs are compatible with TTL. 3.3-V CMOS logic is also acceptable, however open or high impedance input voltage can approach  $V_{CC1}$  voltage.




Figure 6. Equivalent of Each Input

### 9.4 Device Functional Modes

Table 1. Function Table<sup>(1)</sup>

| INPL | ITS <sup>(2)</sup> | OUTPUTS |
|------|--------------------|---------|
| Α    | EN                 | Y       |
| Н    | Н                  | Н       |
| L    | Н                  | L       |
| X    | L                  | Z       |

(1) H = high-level

L = low-level

X = irrelevant

Z = high-impedance (off)

(2) In the thermal shutdown mode, the output is in a high-impedance state regardless of the input levels.



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

Provide a 5-V supply to V<sub>CC1</sub> and valid logic input levels to data and enable inputs. V<sub>CC2</sub> must be connected to a power supply capable of suppling the needed current and voltage demand for the loads connected to the

### 10.2 Typical Application




Figure 7. Typical Application Schematic

# 10.2.1 Design Requirements

The design techniques in the following sections may be used for applications which fall within the following requirements.


- 4.5-V minimum and 36-V maximum  $V_{\text{CC2}}$  voltage
- 1000-mA or less output current per channel
- 5-V supply with 10% tolerance or less
- TTL compatible logic inputs



# **Typical Application (continued)**

### 10.2.2 Application Curves

Driver output voltage waveform with a two phase stepper motor; 12-V  $20-\Omega$  coils.



# 11 Power Supply Recommendations

 $V_{CC1}$  is 5 V  $\pm$  0.5 V and  $V_{CC2}$  can be same supply as  $V_{CC1}$  or a higher voltage supply with peak voltage up to 36 V. Bypass capacitors of 0.1 uF or greater should be used at  $V_{CC1}$  and  $V_{CC2}$  pins. There are no power up or power down supply sequence order requirements.



### 12 Layout

### 12.1 Layout Guidelines

Place device near the load to keep output traces short to reduce EMI. Use solid vias to transfer heat from ground pins to circuit board's ground plane.

### 12.2 Layout Example




Figure 9. Layout Diagram

## 13 Device and Documentation Support

## 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-Aug-2021

#### PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| SN754410NE       | ACTIVE     | PDIP         | NE                 | 16   | 25             | RoHS & Green | NIPDAU                        | N / A for Pkg Type | -40 to 85    | SN754410NE              | Samples |
| SN754410NEE4     | ACTIVE     | PDIP         | NE                 | 16   | 25             | RoHS & Green | NIPDAU                        | N / A for Pkg Type | -40 to 85    | SN754410NE              | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Aug-2021

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**




#### \*All dimensions are nominal

| Device       | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN754410NE   | NE           | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN754410NEE4 | NE           | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |

### NE (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

#### 20 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (16 pin only)

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated