



SN75ALS174A Quadruple Differential Line Driver

1 Features


- Meets or exceeds the requirements of ANSI EIA/ TIA-422-B and RS-485
- High-speed advanced low-power Schottky circuitry
- Designed for up to 20Mbit/s operation in both serial and parallel applications
- Designed for multipoint transmission on long bus lines in noisy environments
- Low supply current requirements 55mA max
- Wide positive and negative input/output bus voltage ranges
- Driver output capacity: 60mA
- Thermal-shutdown protection
- Driver positive- and negative-current limiting
- Functionally interchangeable with SN75174

2 Applications

- Motor drives
- Factory automation and control

3 Description

The SN75ALS174A is a quadruple line driver with tri-state differential outputs. It is designed to meet the requirements of ANSI Standards EIA/TIA-422-B and RS-485. This device is optimized for balanced multipoint bus transmission at rates of up to 20Mbit/s.



Pin numbers shown are for the N package.

Logic Symbol 1

Each driver features wide positive and negative common-mode output voltage ranges that make them suitable for party-line applications in noisy environments.


The SN75ALS174A provides positive- and negativecurrent limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C.

The SN75ALS174A is characterized for operation from 0°C to 70°C.

Package Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | |
|-------------|------------------------|-----------------------------|--|
| | PDIP (N) (16) | 19.3mm x 9.4mm | |
| SN75ALS174A | SOIC (DW) (20) | 12.8mm x 10.3mm | |
| | TSSOP (PW) (20) | 6.5mm x 6.4mm | |

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Pin numbers shown are for the N package.

Logic Diagram (Positive Logic)

¹ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Table of Contents


| 1 Features | 1 | 7 Detailed Description | 8 |
|--------------------------------------|---|--|---|
| 2 Applications | 1 | 7.1 Device Functional Modes | |
| 3 Description | | 8 Device and Documentation Support | 9 |
| 4 Pin Configuration and Functions | | | |
| 5 Specifications | 4 | 8.2 Receiving Notification of Documentation Updates. | |
| 5.1 Absolute Maximum Ratings | | 8.3 Support Resources | 9 |
| 5.2 Dissipation Rating Table | | | |
| 5.3 Recommended Operating Conditions | 4 | 8.5 Electrostatic Discharge Caution | 9 |
| 5.4 Thermal Information | | | |
| 5.5 Electrical Characteristics | 5 | 9 Revision History | 9 |
| 5.6 Switching Characteristics | 5 | 10 Mechanical, Packaging, and Orderable | |
| 6 Parameter Measurement Information | 6 | | 9 |



4 Pin Configuration and Functions



N Package (Top View)



NC - No internal connection

DW, PW Package (Top View)

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | MIN | MAX | UNIT |
|---|-----------------|-----|------|
| Supply voltage, V _{CC} ⁽²⁾ | -0.5 | 7 | V |
| Input voltage, V _I | -0.5 | 7 | V |
| Output voltage range, V _O | -9 | 14 | V |
| Continuous total dissipation See the Dissipation Rating tal | | | |
| Storage temperature, T _{stg} | - 65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Dissipation Rating Table

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|---------|---------------------------------------|-----------------|---------------------------------------|---------------------------------------|
| DW | 1125 mW | 9.0 mW/°C | 720 mW | 596 mW |
| N | 1150 mW | 9.2 mW/°C | 736 mW | 598 mW |

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|------|-----|-----------------|------|
| V _{CC} | Supply voltage | 4.75 | 5 | 5.25 | V |
| V _{IH} | High-level input voltage | 2 | | V _{cc} | V |
| V _{IL} | Low-level input voltage | 0 | | 0.8 | V |
| V _{OC} | Common-mode output voltage | -7 | | 12 | V |
| I _{OH} | High-level output current | 0 | | -60 | mA |
| I _{OL} | Low-level output current | 0 | | 60 | mA |
| T _A | Operating free-air temperature | 0 | | 70 | °C |

5.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | N (PDIP) | DW (SOIC) | PW | UNIT |
|-----------------------|--|----------|-----------|---------|------|
| | | 16 PINS | 20 PINS | 20 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 60.6 | 66.8 | 107.5 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 48.1 | 34.4 | 38.4 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 40.6 | 39.7 | 53.7 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 27.5 | 8.9 | 3.2 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 40.3 | 39 | 53.1 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | n/a | n/a | n/a | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: SN75ALS174A

⁽²⁾ All voltage values are with respect to network GND.



5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST C | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|-------------------|---|--|---------------------|--|------|---------|--------|
| V _{IK} | Input clamp voltage | I _I = -18mA | | | -1.5 | V | |
| Vo | Output voltage | I _O = 0 | | 0 | | 6 | V |
| V _{OD1} | Differential output voltage | I _O = 0 | | 1.5 | | 6 | V |
| V _{OD2} | Differential output voltage | R _L = 100Ω | See Note Figure 6-1 | 1/2 V _{OD1} or 2 ⁽²⁾ | | | V |
| | | $R_L = 54\Omega$ | | 1.5 | 2.5 | 5 | V |
| V _{OD3} | Differential output voltage | See ⁽⁵⁾ | | 1.5 | | 5 | V |
| $\Delta V_{OD} $ | Change in magnitude of differential output voltage ⁽³⁾ | R_L = 54Ω or 100Ω See Figure 6-1 | | | | ±0.2 | V |
| V _{oc} | Common-mode output voltage ⁽⁴⁾ | R_L = 54Ω or 100Ω See Figure 6-1 | | | | 3 –1 | V V |
| Δ V _{OC} | Change in magnitude of common-mode output voltage ⁽³⁾ | R_L = 54Ω or 100Ω See Figure 6-1 | | | | ±0.2 | V |
| Io | Output current with power off | $V_{CC} = 0$, $V_{O} = -7V$ to 12 | V | | | ±100 | μΑ |
| I _{OZ} | High-impedance-state output current | V _O = -7V to 12V | | | | ±100 | μA |
| I _{IH} | High-level input current | V _I = 2.7V | | | | 20 | μA |
| I _{IL} | Low-level input current | V _I = 0.4V | | | | -100 | μA |
| Ios | Short-circuit output current | V _O = -7V to 12V | | | | ±250 | mA |
| | Cumply ourrent (all drive) | No load Outputs enabled Outputs disabled | | | 36 | 55 | mA |
| I _{CC} | Supply current (all drivers) | | | | 16 | 30 | mA |

- (1) All typical values are at V_{CC} = 5V and T_A = 25°C. (2) The minimum V_{OD2} with a 100 Ω load is either 1/2 V_{OD1} or 2V, whichever is greater.
- $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.
- In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to ground, is called output offset $voltage,\,V_{OS}.$
- See EIA Standard RS-485, Figures 3-5, Test Termination Measurement 2.


5.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted), C_L = 50pF

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|-------------------------------------|---------------------------------------|-----|-----|-----|------|
| t _{d(OD)} | Differential output delay time | $R_L = 54\Omega$, See Figure 6-2 | 9 | 15 | 22 | ns |
| t _{PZH} | Output enable time to high level | R _L = 110Ω, See Figure 6-3 | 30 | 45 | 70 | ns |
| t _{PZL} | Output enable time to low level | R _L = 110Ω, See Figure 6-4 | 25 | 40 | 65 | ns |
| t _{PHZ} | Output disable time from high level | R _L = 110Ω, See Figure 6-3 | 10 | 20 | 35 | ns |
| t _{PLZ} | Output disable time from low level | R _L = 110Ω, See Figure 6-4 | 10 | 30 | 45 | ns |




6 Parameter Measurement Information



Copyright © 2018, Texas Instruments Incorporated


Figure 6-1. Differential and Common-Mode Output Voltages



Copyright © 2018, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, Z_0 = 50 Ω , duty cycle = 50%, t_f 5ns, t_f 5ns.
- B. C_L includes probe and stray capacitance.

Figure 6-2. Differential-Output Test Circuit and Delay and Transition Times Voltage Waveforms




Copyright © 2018, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, Z_O = 50Ω, duty cycle = 50%, t_f 10ns, t_r 10ns.
- B. C_L includes probe and stray capacitance.

Figure 6-3. Test Circuit and Voltage Waveforms, tpzH and tpHZ

Submit Document Feedback





Copyright © 2018, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, $Z_O = 50\Omega$, duty cycle = 50%, t_f 5ns, t_r 5ns.
- B. C_L includes probe and stray capacitance.

Figure 6-4. Test Circuit and Voltage Waveforms, t_{PZL} and t_{PLZ}

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback




7 Detailed Description

7.1 Device Functional Modes

Function Table (each driver)

| INPUT A ⁽¹⁾ (2) | ENABLES | OUT | PUTS |
|----------------------------|---------|-----|------|
| INFOI ACATA | LNADLES | Y | Z |
| Н | Н | Н | L |
| L | Н | L | Н |
| Х | L | Z | Z |

- H = high level, L = low level, X = irrelevant. Z = high impedance (off)



Copyright © 2018, Texas Instruments Incorporated

Figure 7-1. Schematics of Inputs and Outputs

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



8 Device and Documentation Support

8.1 Documentation Support

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision (January 2010) to Revision G (April 2024) | raye |
|---|-----------|
| • Changed the numbering format for tables, figures, and cross-references throughout the docum | |
| Added the Thermal Information table | 4 |
| Changed Note A in Figure 6-3 | 6 |
| Changes from Revision E (April 1998) to Revision F (January 2018) | Page |
| Added the PW package, Applications list, Device Information table, Device and Documentation | n Support |

10 Mechanical, Packaging, and Orderable Information

Changes from Revision F (January 2018) to Revision G (April 2024)

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Dago

www.ti.com 8-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|-----------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| SN75ALS174ADW | Obsolete | Production | SOIC (DW) 20 | - | - | Call TI | Call TI | 0 to 70 | 75ALS174A |
| SN75ALS174ADWR | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS174A |
| SN75ALS174ADWR.A | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS174A |
| SN75ALS174AN | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN75ALS174AN |
| SN75ALS174AN.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN75ALS174AN |
| SN75ALS174APWR | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS174A |
| SN75ALS174APWR.A | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS174A |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 8-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | l . | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|-----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75ALS174ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN75ALS174APWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |

www.ti.com 24-Jul-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75ALS174ADWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 |
| SN75ALS174APWR | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN75ALS174AN | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN75ALS174AN.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025