

Technical documentation



Support & training



SN75LVPE3410 SNLS737 - JUNE 2023

SN75LVPE3410 Quad-Channel PCI-Express 3.0 Linear Redriver

1 Features

- Quad-channel linear equalizer supporting PCIe 1.0/2.0/3.0 up to 8 Gbps interfaces
- CTLE boosts up to 12 dB at 4 GHz helps to extend channel reach
- Ultra-low latency of 70 ps
- Excellent return loss of -17 dB at 4 GHz •
- Low additive random jitter of 60 fs (typical) with PRBS data
- Single 3.3-V supply
- Internal voltage regulator provides immunity to supply noise
- Low active power of 124 mW/channel
- No heat sink required •
- Pin-strap or SMBus programming
- Support for x2, x4, x8, x16 PCIe bus width with • one or multiple SN75LVPE3410
- Automatic receiver detection for PCIe use cases ٠
- Protocol agnostic linear redriver allows seamless support for PCIe link training
- Commercial temperature range of 0°C to 70°C
- 4.0 mm × 6.0 mm, 40 pin WQFN package •

2 Applications

- Desktop PC or motherboard ٠
- Notebook PC
- Data storage
- Industrial computer on module

3 Description

The SN75LVPE3410 is a four channel low-power high-performance linear repeater or redriver designed to support PCI Express (PCIe[™]) Generation 1.0, 2.0 and 3.0.

The SN75LVPE3410 receivers deploy continuous time linear equalizers (CTLE) to provide a programmable high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces. The CTLE receiver is followed by a linear output driver. The linear datapaths of SN75LVPE3410 preserve transmit preset signal characteristics. The linear redriver becomes part of the passive channel that as a whole get link trained for best transmit and receive equalization settings. This transparency in the link training protocol result in best electrical link and lowest possible latency. The programmable equalization of the device along with its linear datapaths maximizes the flexibility of physical placement within the interconnect channel and improves overall channel performance.


The programmable settings can be applied easily through software (SMBus or I²C) or by using pin control.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	
SN75LVPE3410	RNQ (WQFN, 40)	6 mm × 4 mm	

For all available packages, see the orderable addendum at (1) the end of the data sheet.

The package size (length × width) is a nominal value and (2) includes pins, where applicable.



Typical Application





Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	6
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	6
6.4 Thermal Information	7
6.5 DC Electrical Characteristics	7
6.6 High Speed Electrical Characteristics	8
6.7 SMBUS/I ² C Timing Characteristics	8
6.8 Typical Characteristics	9
7 Detailed Description	
7.1 Overview	

7.2 Functional Block Diagram	10
7.3 Feature Description.	
7.4 Device Functional Modes	
7.5 Programming	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Applications	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Update	
9.3 Support Resources	
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	
9.6 Glossary	

4 Revision History

DATE	REVISION	NOTES
June 2023	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. RNQ Package, 40-Pin WQFN (Top View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
EN_SMB	2	I, 4-level	Four-level control input used to select SMBus/l ² C or Pin control. L0: Pin mode L1: RESERVED L2: RESERVED L3: I²C or SMBus Target Mode		
EQ0_ADDR0	7	I, 4-level	The 4-Level Control Input pins of SN75LVPE3410 is provided in Table 7-4.		
EQ1_ADDR1	6	I, 4-level	In I ² C or SMBus Mode (EN_SMB = L3), the pins are used to set the I ² C or SMBus address of the device. The pin state is read on power up and decoded is provided in Table 7-5. In Pin mode (EN_SMB = L0), the pins are decoded at power up to control the CTLE boost setting as provided in Table 7-1.		
GAIN	5	I, 4-level	Sets DC gain of CTLE at power up. L0: Reserved L1: Reserved L2: 0 dB (recommended) L3: 3.5 dB		
GND	EP	Ρ	EP is the Exposed Pad at the bottom of the WQFN package. It is used as the GND return for the device. The EP should be connected to one or more ground planes through low resistance path. A via array provides a low impedance path to GND, and also improves thermal dissipation.		
NC	1, 14, 15, 27, 28	_	No connect		
PWDN1	21	I, 3.3 V LVCMOS	Two-level logic controlling the operating state of the redriver. The pin triggers PCIe Rx detect state machine when toggled. High: Power down for channels 0 and 1 Low: Power up, normal operation for channels 0 and 1.		
PWDN2	25	I, 3.3 V LVCMOS	Two-level logic controlling the operating state of the redriver. The pin triggers PCIe Rx detect state machine when toggled. High: Power down for channels 2 and 3 Low: Power up, normal operation for channels 2 and 3.		
RSVD1	8	—	RESERVED. Can be left unconnected or pulled up to VDD with 4.7k resistor.		



Table 5-1. Pin Functions (continued)

PIN NAME NO.			Table 5-1. Fill Functions (continued)		
		TYPE ⁽¹⁾	DESCRIPTION		
RSVD2	22	_	RESERVED. The pin must be pulled high to VDD with external 4.7k resistor.		
RSVD3	24		Reserved use for TI. The pin must be left floating (NC).		
RX_DET	26	I, 4-level	The RX_DET pin controls the receiver detect function. Depending on the input level, a 50 Ω or >50 k Ω termination to the power rail is enabled. More information is provided in Table 7-3.		
RX0N	30	I	erting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects P to RXN. Channel 0.		
RX0P	29	I	Non-inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 0.		
RX1N	33	I	Inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 1.		
RX1P	32	I	Non-inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 1.		
RX2N	37	I	Inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 2.		
RX2P	36	I	Non-inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 2.		
RX3N	40	I	Inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 3.		
RX3P	39	I	Non-inverting differential inputs to the equalizer. An on-chip, 100 Ω termination resistor connects RXP to RXN. Channel 3.		
SCL	3	I/O, 3.3 V LVCMOS, open drain	SMBus / I ² C clock input / open-drain output. External 1 k Ω to 5 k Ω pullup resistor is requ as per SMBus / I ² C interface standard. This pin is 3.3 V tolerant.		
SDA	4	I/O, 3.3 V LVCMOS, open drain	SMBus / l ² C data input / open-drain clock output. External 1 k Ω to 5 k Ω pullup resistor is required as per SMBus interface standard. This pin is 3.3 V tolerant.		
TXON	19	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 0.		
ТХОР	20	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 0.		
TX1N	16	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 1.		
TX1P	17	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 1.		
TX2N	12	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 2.		
TX2P	13	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 2.		
TX3N	9	0	Inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 3.		
ТХЗР	10	0	Non-inverting 50 Ω driver outputs. Compatible with AC-coupled differential inputs. Also used for RX detection at power up. Channel 3.		
VDD	31, 34, 35, 38	Р	Power supply pins. VDD = $3.3 \text{ V} \pm 10\%$. The VDD pins on this device should be connected through a low-resistance path to the board VDD plane. Typical supply decoupling consists a 0.1μ F capacitor per VDD pin and one 1.0μ F bulk capacitor per device.		
VOD	23	I, 4-level	Sets TX VOD setting at power up. L0: -6 dB L1: -3.5 dB L2: 0 dB (recommended) L3: -1.5 dB		



Table 5-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.			
VREG	11, 18	Р	Internal voltage regulator output. Must add decoupling caps of 0.1 μ F near each pin. The regulator is only for internal use. Do not use to power any external components. Do not route the signal beyond the decoupling capacitors on board.	

(1) I = input, O = ouptut, P = power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
VDD _{ABSMAX}	Supply Voltage (VDD)	-0.5	4.0	V
VIO _{CMOS,ABSMAX}	3.3 V LVCMOS and Open Drain I/O voltage	-0.5	4.0	V
VIO _{4LVL,ABSMAX}	4-level Input I/O voltage	-0.5	2.75	V
VIO _{HS-RX,ABSMAX}	High-speed I/O voltage (RXnP, RXnN)	-0.5	3.2	V
VIO _{HS-TX,ABSMAX}	High-speed I/O voltage (TXnP, TXnN)	-0.5	2.75	V
T _{J,ABSMAX}	Junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2 kV may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	<u> </u>		MIN	NOM	MAX	UNIT
VDD	Supply voltage, VDD to GND	DC plus AC power should not exceed these limits	3.0	3.3	3.6	V
		Supply noise, DC to <50 Hz, sinusoidal ¹			250	mVpp
N _{VDD}	Supply noise tolerance	Supply noise, 50 Hz to 10 MHz, sinusoidal ¹			20	mVpp
		Supply noise, >10 MHz, sinusoidal ¹			10	mVpp
T _{RampVDD}	VDD supply ramp time	From 0 V to 3.0 V	0.150		100	ms
T _A	Operating ambient temperature		0		70	С
PW _{LVCMOS}	Minimum pulse width required for the device to detect a valid signal on LVCMOS inputs	PWDN1/2	200			μs
VDD _{SMBUS}	SMBus SDA and SCL Open Drain Termination Voltage	Supply voltage for open drain pull-up resistor			3.6	V
F _{SMBus}	SMBus clock (SCL) frequency in SMBus target mode		10		400	kHz
VID _{LAUNCH}	Source differential launch amplitude		800		1200	mVpp
DR	Data rate	SN75LVPE3410	1		8	Gbps



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	SN75LVPE34 10	UNIT
		RNQ, 40 Pins	
R _{θJA-High} к	Junction-to-ambient thermal resistance	31.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	21.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.1	°C/W
Ψյт	Junction-to-top characterization parameter	0.3	°C/W
Ψјв	Junction-to-board characterization parameter	12.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.1	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

6.5 DC Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Power								
IACTIVE	Device current consumption when all four channels are active	All four channels enabled with VOD = L2, PWDN1, 2 = L		150	200	mA		
I _{ACTIVE-HALF}	Device current consumption when two channels are active	Two channels enabled with VOD = L2, PWDN1 or PWDN2 = L		85	112	mA		
I _{STBY}	Device current consumption in standby power mode	All four channels disabled, PWDN1, 2 = H		22	33	mA		
V _{REG}	Internal regulator output			2.5		V		
Control IO					·			
V _{IH}	High level input voltage	SDA, SCL, PWDN1, PWDN2 pins	2.1			V		
V _{IL}	Low level input voltage	SDA, SCL, PWDN1, PWDN2 pins			1.08	V		
V _{OH}	High level output voltage	$R_{pull-up}$ = 100 k Ω (SDA, SCL pins)	2			V		
V _{OL}	Low level output voltage	I _{OL} = –4 mA (SDA, SCL pins)			0.4	V		
I _{IH}	Input high leakage current	V _{Input} = VDD, (SCL, SDA, PWDN1, PWDN2 pins)			10	μA		
I _{IL}	Input low leakage current	V _{Input} = 0 V, (SCL, SDA, PWDN1, PWDN2 pins)	-10			μA		
C _{IN-CTRL}	Input capacitance			1.5		pF		
4 Level IOs (EQ0_ADDR0, EQ1_ADDR1, EN_SMB, F	RX_DET, VOD, GAIN pins)						
I _{IH_4L}	Input high leakage current, 4 level IOs	VIN = 2.5 V			10	μA		
I _{IL_4L}	Input low leakage current, 4 level IOs	VIN = GND	-150			μA		
Receiver				·	·			
Z _{RX-DC}	Rx DC Single-Ended Impedance			50		Ω		
Z _{RX-DIFF-DC}	Rx DC Differential Impedance			100		Ω		
Transmitter								
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	Impedance of Tx during active signaling, VID, diff = 1Vpp			120	Ω		
V _{TX-DC-CM}	Tx DC common mode Voltage			0.75		V		
I _{TX-SHORT}	Tx Short Circuit Current	Total current the Tx can supply when shorted to GND			90	mA		



6.6 High Speed Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
Receiver					
		50 MHz to 1.25 GHz	-2	22	dB
RL _{RX-DIFF}	Input differential return loss with minimal channel in TI evaluation board	1.25 GHz to 2.5 GHz	-1	9	dB
		2.5 GHz to 4.0 GHz	-1	17	dB
	Input common-mode return loss with	50 MHz to 2.5 GHz	-1	8	dB
RL _{RX-CM}	minimal channel in TI evaluation board	2.5 GHz to 4.0 GHz	-1	3	dB
XT _{RX}	Receive-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent receiver pairs from 10 MHz to 4 GHz.	-{	50	dB
GAIN	CTLE block DC gain	Ratio at GAIN = L3 and GAIN = L2, with low frequency CK	3	.0	dB
Transmitter					
VOD _{L0-L2}	Ratio of VOD gain L0 to L2	GAIN = L2, with low frequency CK		-6	dB
VOD _{L1-L2}	Ratio of VOD gain L1 to L2	GAIN = L2, with low frequency CK	-3	.5	dB
VOD _{L3-L2}	Ration of VOD gain L3 to L2	GAIN = L2, with low frequency CK	-1	.5	dB
		50 MHz to 1.25 GHz	-2	22	dB
RL _{TX-DIFF}	Output differential return loss with minimal channel in TI evaluation board	1.25 GHz to 2.5 GHz	-2	20	dB
		2.5 GHz to 4.0 GHz	-1	8	dB
	Output Common-mode return	50 MHz to 2.5 GHz	-1	3	dB
RL _{TX-CM}	loss with minimal channel in TI evaluation board	2.5 GHz to 4.0 GHz	-1	5	dB
хт _{тх}	Transmit-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent transmitter pairs from 10 MHz to 4 GHz.	-5	50	dB
Device Datap	bath				
T _{PLHD/PHLD}	Input-to-output latency (propagation delay) through a channel	Measured by observing propagation delay during either Low-to-High or High-to-Low transition	7	70 90	ps
L _{TX-SKEW}	Lane-to-Lane Output Skew	Measured between any two lanes within a single transmitter		20	ps
EQGAIN _{4G}	High-frequencyuency EQ boost at 4 GHz	Measured with maximum CTLE setting and maximum BW setting (EQ1 = L3, EQ0 = L3). Boost is defined as the gain at 4 GHz relative to 100 MHz.	1	2	dB
DCGAIN _{VAR,} ^{max}	Maximum AC/DC gain variation	VOD=L2, GAIN=L2, min EQ setting	-2.5	2.5	dB
LINEARITY	The output AC/DC linearity	VOD = L2.	80	00	mVpp


6.7 SMBUS/I²C Timing Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Target Mod	le					
T _{SDA-HD}	Data hold time		0			ns
T _{SDA-SU}	Data setup time		100			ns
T _{SDA-R}	SDA rise time, read operation	Pull-up resistor = 1 k Ω , Cb = 50 pF		120		ns
T _{SDA-F}	SDA fall time, read operation	Pull-up resistor = 1 k Ω , Cb = 50 pF		10		ns



6.8 Typical Characteristics





7 Detailed Description


7.1 Overview

The SN75LVPE3410 is a four-channel multi-rate linear repeater with integrated signal conditioning. The four channels operate independently from one another. Each channel includes a continuous-time linear equalizer (CTLE) and a linear output driver, which together compensate for a lossy transmission channel between the source transmitter and the final receiver. The linearity of the data path is specifically designed to preserve any transmit equalization while keeping receiver equalization effective.

The SN75LVPE3410 can be configured two different ways:

Pin Mode – device control configuration is done solely by strap pins. Pin mode is expected to be good enough for many system implementation needs.

SMBus/I²C Target Mode - provides most flexibility. Requires a SMBus/I²C controller device to configure SN75LVPE3410 through writing to its target address.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Linear Equalization

The SN75LVPE3410 receivers feature a continuous-time linear equalizer (CTLE) that applies high-frequency boost and low-frequency attenuation to help equalize the frequency-dependent insertion loss effects of the passive channel. Table 7-1 shows available equalization boost through EQ0_ADDR0 and EQ1_ADDR1 control pins, when in Pin Control mode (EN_SMB = L0).

	EQUALIZATION SETTING		TYPICAL EQ BOOST
INDEX	EQ1_ADDR1	at 4 GHz	
0	LO	LO	-0.3
1	LO	L1	0.4
2	LO	L2	3.3
3	LO	L3	3.8
4	L1	LO	4.9
5	L1	L1	5.2
6	L1	L2	5.4
7	L1	L3	6.5
8	L2	LO	6.7
9	L2	L1	7.7
10	L2	L2	8.7
11	L2	L3	9.1
12	L3	LO	9.4
13	L3	L1	10.3
14	L3	L2	10.6
15	L3	L3	11.8

Table 7-1. E	qualization	Control	Settings
--------------	-------------	---------	----------

The equalization of the device can also be set by writing to SMBus/I²C registers in target mode.

7.3.2 DC Gain

The VOD or GAIN pins can be used to set the overall data-path DC (low frequency) gain of the SN75LVPE3410. For more information, see the *Pin Configuration and Functions* section.

Table 7-2 provides how DC gain of the overall data-paths can be set using GAIN and VOD pins, when in Pin Control mode (EN_SMB = L0).

Desired DC Gain (dB)	GAIN	VOD								
+3.5	L3	L2								
0	L2	L2								
-1.5	L2	L3								
-3.5	L2	L1								
-6	L2	LO								

It is advised that the DC gain and equalization of the SN75LVPE3410 are set so that the signal swing at DC and high frequency does not exceed the DC and AC linearity ranges of the devices, respectively. For most PCIe systems the default DC gain setting 0 dB (GAIN and VOD pins floating) would be sufficient. A DC attenuation, however, can be utilized to apply extra equalization when needed, keeping the data-path linear.



7.3.3 Receiver Detect State Machine

The SN75LVPE3410 deploys an RX detect state machine that governs the RX detection cycle as defined in the PCI express specifications. At power up, after a manually triggered event through PWDN1 and PWDN2 pins (in pin mode), or writing to the relevant I^2C / SMBus register, the redriver determines whether or not a valid PCI express termination is present at the far end of the link. The RX_DET pin of SN75LVPE3410 provides additional flexibility for system designers to appropriately set the device in the desired mode as provided in Table 7-3.

If all four channels of SN75LVPE3410 are used for same PCI express link, the PRWDN1 and PWDN2 pin can be shorted and driven together in a system (for example, by PCIE connector PRSNTx# or fundamental reset PERST# signal).

PWDN1 and PWDN2	RXDET	COMMENTS
L	LO	PCI Express RX detection state machine is enabled. RX detection is asserted after 2x valid detections. Pre Detect: Hi-Z, Post Detect: 50 Ω .
L	L1	PCI Express RX detection state machine is enabled. RX detection is asserted after 3x valid detections. Pre Detect: Hi-Z, Post Detect: 50 Ω.
L	L2 (Float)	PCI Express RX detection state machine is enabled. RX detection is asserted after 1x valid detection. Pre Detect: Hi-Z, Post Detect: 50 Ω .
L	L3	PCI Express RX detection state machine is disabled. Recommended for non PCI Express interface use case where the SN75LVPE3410 is used as buffer with equalization. Always 50 Ω .
Н	Х	Manual reset, input is high impedance.

Table 7-3. Receiver Detect State Machine Settings

7.4 Device Functional Modes

7.4.1 Active PCIe Mode

The device is in normal operation with PCIe state machine enabled by RX_DET = L0/L1/L2. In this mode PWDN1/PWDN2 pins are driven low in a system (for example, by PCIE connector PRSNTx# or fundamental reset PERST# signal). In this mode, the SN75LVPE3410 redrivers and equalizes PCIe RX or TX signals to provide better signal integrity.

7.4.2 Active Buffer Mode

The device is in normal operation with PCIe state machine disabled by $RX_DET = L3$. This mode is recommended for non-PCIe use cases. In this mode the device is working as a buffer to provide linear equalization to improve signal integrity.

7.4.3 Standby Mode

The device is in standby mode invoked by PWDN1/PWDN2 = H. In this mode, the device is in standby mode conserving power.

7.5 Programming

7.5.1 Control and Configuration Interface

7.5.1.1 Pin Mode

The SN75LVPE3410 can be fully configured through GPIO/Pin-strap pins. In this mode the device uses 2-level and 4-level pins for device control and signal integrity optimum settings. For contol pin definitions, see *Pin Configuration and Functions*.

7.5.1.1.1 Four-Level Control Inputs

The SN75LVPE3410 has six (GAIN, VOD, EQ1_ADDR1, EQ0_ADDR0, EN_SMB, and RX_DET) 4-level inputs pins that are used to control the device. These 4-level inputs use a resistor divider to help set the four levels and provide a wider range of control settings. External resistors must be of 10% tolerance or better.



Table 7-4. 4-Level Control Pin Settings								
LEVEL	SETTING							
LO	1 kΩ to GND							
L1	13 kΩ to GND							
L2	F (Float)							
L3	59 kΩ to GND							

7.5.1.2 SMBUS/I²C Register Control Interface

If EN_SMB = L3 (SMBus / I^2C control mode), the SN75LVPE3410 is configured through a standard I^2C or SMBus interface that may operate up to 400 kHz. The target address of the SN75LVPE3410 is determined by the pin strap settings on the EQ1_ADDR1 and EQ0_ADDR0 pins. The device can be configured for best signal integrity and power settings in the system using the I^2C or SMBus interface. The sixteen possible target addresses (8-bit) for the SN75LVPE3410 are provided in Table 7-5.

EQ1_ADDR1 PIN LEVEL	EQ0_ADDR0 PIN LEVEL	8-BIT WRITE ADDRESS (HEX)	7-BIT ADDRESS (HEX)
LO	LO	0x30	0x18
LO	L1	0x32	0x19
LO	L2	0x34	0x1A
LO	L3	0x36	0x1B
L1	LO	0x38	0x1C
L1	L1	0x3A	0x1D
L1	L2	0x3C	0x1E
L1	L3	0x3E	0x1F
L2	LO	0x40	0x20
L2	L1	0x42	0x21
L2	L2	0x44	0x22
L2	L3	0x46	0x23
L3	LO	0x48	0x24
L3	L1	0x4A	0x25
L3	L2	0x4C	0x26
L3	L3	0x4E	0x27

Table 7-5. SMBUS/I²C Target Address Settings



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN75LVPE3410 is a high-speed linear repeater which extends the reach of differential channels impaired by loss from transmission media like PCBs and cables. It can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

8.2 Typical Applications

The SN75LVPE3410 is a PCI Express linear redriver that can also be configured as interface agnostic redriver by disabling its RX detect feature. The device can be used in wide range of interfaces including PCI Express, SAS and SATA.




Figure 8-1. PCI Express x2, x4, x8, and x16 Use Cases Using SN75LVPE3410



The SN75LVPE3410 is a protocol agnostic 4-channel linear redriver with PCI Express receiver-detect capability. Its protocol agnostic nature allows it to be used in PCI Express x2, x4, x8, and x16 applications. Figure 8-1 shows how a number of SN75LVPE3410 devices can be used to obtain signal conditioning for PCI Express buses of varying widths. Note all four channels of the SN75LVPE3410 flow in same direction. Therefore, if the device is used for x2 configuration, careful layout consideration is needed. In x2 configuration, the two-channel grouping can be used for PCI receiver detect. PWDN1 pin puts channels 1 and 2, and PWDN2 pin puts channels 3 and 4 into standby.

8.2.1 PCIe x4 Lane Configuration

The SN75LVPE3410 can be used in server or motherboard applications to boost transmit and receive signals to increase the reach of the host or root complex processor to PCI Express slots or connectors. The following design recommendations can be used in any lane configuration. Figure 8-2 shows a simplified schematic for x4 configuration.




Figure 8-2. Simplified Schematic for PCIe x4 Lane Configuration



8.2.1.1 Design Requirements

As with any high-speed design, there are many factors which influence the overall performance. The following list indicates critical areas for consideration during design.

- Use 85 Ω impedance traces when interfacing with PCIe CEM connectors. Length matching on the P and N traces should be done on the single-ended segments of the differential pair.
- Use a uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- AC-coupling capacitors of 220 nF are recommended, set the maximum body size to 0402, and add a cutout void on the GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.

8.2.1.2 Detailed Design Procedure

In PCIe Gen 3.0 applications, the specification requires Rx-Tx link training to establish and optimize signal conditioning settings at 8 Gbps, respectively. In link training, the Rx partner requests a series of FIR – pre-shoot and de-emphasis coefficients (10 Presets) from the Tx partner. The Rx partner includes 7-levels (6 dB to 12 dB) of CTLE followed by a single tap DFE. The link training would pre-condition the signal, with an equalized link between the root-complex and endpoint.

Note that there is no link training in PCIe Gen 1.0 (2.5 Gbps) or PCIe Gen 2.0 (5.0 Gbps) applications. The SN75LVPE3410 is placed in between the Tx and Rx. It helps extend the PCB trace reach distance by boosting the attenuated signals with its equalization, which allows the user to recover the signal by the downstream Rx more easily.

For operation in Gen 3.0 links, the SN75LVPE3410 transmit outputs are designed to pass the Tx Preset signaling onto the Rx for the PCIe Gen 3.0 link to train and optimize the equalization settings. The suggested setting for the SN75LVPE3410 are VOD = 0 dB and DC GAIN = 0 dB. Adjustments to the EQ setting should be performed based on the channel loss to optimize the eye opening in the Rx partner. The available EQ gain settings are provided in Table 7-1.

The Tx equalization presets or CTLE and DFE coefficients in the Rx can also be adjusted to further improve the eye opening.



Figure 8-3 shows an example for SN75LVPE3410 Typical Connection Schematic.




Figure 8-3. SN75LVPE3410 Typical Connection Schematic

8.2.1.3 Application Curves

The SN75LVPE3410 is a linear redriver that can be used to extend channel reach of a PCIe link. Normally, PCIe-compliant TX and RX are equipped with signal-conditioning functions and can handle channel losses of up to 22 dB at 4 GHz. With the SN75LVPE3410, the total channel loss between a PCIe root complex and an end point can be up to 32 dB at 4 GHz.

Copyright © 2023 Texas Instruments Incorporated





Figure 8-4. Test Setup to Demonstrate PCIe 3.0 Link Reach Extension Using SN75LVPE3410 - (a) Baseline Setup, (b) With Redriver

Figure 8-4 shows a test setup to demonstrate reach extension capability of SN75LVPE3410 as PCIe 3.0 redriver. Table 8-1 provides the test results. As can be seen SN75LVPE3410 provide reach extension such a way that a PCIe 3.0 link with 34 dB total loss passes sigtest compliance requirements. Figure 8-5 shows eye diagram from PCIe 3.0 sigtest tool.

Setup	Total Link Loss	Minimum Eye Width	Composite Eye Height	PCIe 3.0 Sigtest Result
Baseline setup - no redriver	22 dB	62 ps	88 mV	Pass
Link with redriver 34 dB		37 ps	141 mV	Pass

Table 8-1. PCIe 3.0 Link Reach Extension Using SN75LVPE3410





8.3 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- 1. The power supply should be designed to provide the operating conditions outlined in the *Recommended Operating Conditions* for DC voltage, AC noise, and start-up ramp time.
- 2. The SN75LVPE3410 does not require any special power supply filtering, such as ferrite beads, provided that the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1 μF capacitor per VDD pin, one 1.0 μF bulk capacitor per device, and one 10 μF bulk capacitor per power bus that delivers power to one or more SN75LVPE3410 devices. The local decoupling (0.1 μF) capacitors must be connected as close to the VDD pins as possible and with minimal path to the SN75LVPE3410 ground pad.



8.4 Layout

8.4.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

- 1. Decoupling capacitors should be placed as close to the VDD pins as possible. Placing the decoupling capacitors directly underneath the device is recommended if the board design permits.
- 2. High-speed differential signals TXnP/TXnN and RXnP/RXnN should be tightly coupled, skew matched, and impedance controlled.
- 3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, take care to minimize the via stub, either by transitioning through most/all layers or by back drilling.
- 4. GND relief can be used (but is not required) beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
- 5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.



Top Layer Use ac-coupling capacitors with 0201 package Ensure high-speed trace length is **Route high-speed** matched with mils traces as differential intra-pair; pair-pair coupled microstrips skew is less critical (S=2W*) with tight impedance control Avoid acute angles (±10%) when routing highspeed traces **Bottom Layer** Use recommended package footprint and ground via placement Place decoupling Ensure pair-pair gap capacitors close to is > 5W* for minimal VDD and VREG pins; pair-pair coupling minimize ground loops Add ground pours for additional isolation **Follow connector** manufacturer guidelines

*W is a trace width. S is a gap between adjacent traces.

Figure 8-6. SN75LVPE3410 Layout Example - Sub-Section of a PCIe Riser Card With CEM Connectors



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, DS160PR410 Programming Guide user's guide

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

PCIe[™] is a trademark of PCI-SIG. TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75LVPE3410RNQR	ACTIVE	WQFN	RNQ	40	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	PX410	Samples
SN75LVPE3410RNQT	ACTIVE	WQFN	RNQ	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	PX410	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVPE3410RNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
SN75LVPE3410RNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Jul-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVPE3410RNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
SN75LVPE3410RNQT	WQFN	RNQ	40	250	210.0	185.0	35.0


RNQ0040A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RNQ0040A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RNQ0040A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated