





THS4130, THS4131 SLOS318L - APRIL 2000 - REVISED AUGUST 2023

## THS413x High-Speed, Low-Noise, Fully-Differential I/O Amplifiers

## 1 Features

Texas

INSTRUMENTS

- High performance
  - Bandwidth: 170 MHz ( $V_{CC} = \pm 15 V, G = 1 V/V$ )
  - Slew rate: 51 V/µs
  - Gain bandwidth product: 215 MHz
  - Distortion: –102 dBc THD at 2 V<sub>PP</sub>, 250 kHz
- Voltage noise
  - 1/f voltage noise corner: 350 Hz
  - 1.25 nV/√Hz input-referred noise
- Single supply operating range: 5 V to 30 V
- Quiescent current (shutdown): 860 µA (THS4130)
- Temperature range: -40°C to +85°C
- Packages: PowerPAD<sup>™</sup> HVSSOP-8, SOIC-8, VSSOP-8

## 2 Applications

- Single-ended to differential conversion •
- Differential ADC driver
- Differential antialiasing
- Differential transmitter and receiver •
- Output level shifter
- Medical ultrasound

## **3 Description**

The THS4130 and THS4131 devices (THS413x) are a family of fully differential input/output amplifiers fabricated using Texas Instruments state-of-the-art, high-voltage, complementary, bipolar process.


The THS413x use a true, fully differential signal path from input to output, and provide a high supply capability of up to ±15 V. This design leads to an excellent common-mode noise rejection performance (95 dB at 800 kHz) and total harmonic distortion (-102 dBc at 2 V<sub>PP</sub>, 250 kHz). The wide supply range allows high-voltage differential signal chains to benefit from the improved headroom and dynamic range without adding separate amplifiers for each polarity of the differential signal.

The THS413x are characterized for operation over the wide temperature range of -40°C to +85°C.


	Device Information	on
PART NUMBER <sup>(1)</sup>	POWER DOWN PIN	PACKAGE <sup>(2)</sup>
THS4130		D, (SOIC, 8),
THS4131	No	DGK (VSSOP, 8), DGN (HVSSOP, 8)

(1) See the Device Comparison Table.

For all available packages, see the orderable addendum at (2)the end of the data sheet.







**Total Harmonic Distortion vs Frequency** 





## **Table of Contents**

1 Features1	8.3 Feature Descrip
2 Applications1	8.4 Device Function
3 Description	9 Application and Im
4 Revision History	9.1 Application Infor
5 Device Comparison Table	9.2 Typical Applicati
6 Pin Configuration and Functions	9.3 Power Supply R
7 Specifications	9.4 Layout
7.1 Absolute Maximum Ratings4	10 Device and Docun
7.2 ESD Ratings4	10.1 Documentation
7.3 Recommended Operating Conditions4	10.2 Receiving Notif
7.4 Thermal Information4	10.3 Support Resou
7.5 Electrical Characteristics5	10.4 Trademarks
7.6 Typical Characteristics7	10.5 Electrostatic Di
8 Detailed Description12	10.6 Glossary
8.1 Overview12	11 Mechanical, Packa
8.2 Functional Block Diagram12	Information

8.3 Feature Description	12
8.4 Device Functional Modes	
Application and Implementation	14
9.1 Application Information	14
9.2 Typical Application	
9.3 Power Supply Recommendations	18
9.4 Layout	19
0 Device and Documentation Support	21
10.1 Documentation Support	<mark>21</mark>
10.2 Receiving Notification of Documentation Update	s <mark>21</mark>
10.3 Support Resources	<mark>21</mark>
10.4 Trademarks	21
10.5 Electrostatic Discharge Caution	21
10.6 Glossary	
1 Mechanical, Packaging, and Orderable	
Information	21

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision K (August 2022) to Revision L (August 2023) Page	ge
•	Changed MSOP and MSOP-PowerPad to VSSOP and HVSSOP in Thermal Information table	.4
•	Changed thermal specifications for DGN package in Thermal Information table	
•	Changed the Electrical Characteristics section to combine both Electrical Characteristics tables into one tab with improved small-signal bandwidth, slew rate, settling time, total harmonic distortion (THD), spurious-free dynamic range (SFDR), voltage noise, offset voltage drift, output swing, and quiescent current parameters for	Э
	the DGN package	. 5
•	Changed input current noise typical from 1.3 pA/vHz to 1.7 pA/vHz for DGN package	5
•	Changed common-mode input offset voltage maximum from 3.5 mV to 5.5 mV for DGN package	5
•	Changed maximum input bias current from 6 µA to 15.4 µA for DGN package	
•	Changed single input resistance parameter into seperate common-mode and differential input resistance parameters for DGN package	
•	Changed Typical Characteristics: THS413xD, THS413xDGK title to Typical Characteristics and deleted	_
	obsolete Typical Characteristics: THS413xDGN section; all plots now in one section	7
С	hanges from Revision J (March 2022) to Revision K (August 2022) Page	ge
•	Updated thermal specifications for DGK package in Thermal Information table	.4
•	Changed title of Electrical Characteristics: THS413xD to Electrical Characteristics: THS413xD, THS413xDG	ЭK

Changed title of Typical Characteristics: THS413xD to Typical Characteristics: THS413xD, THS413xDGK ....7



### **5** Device Comparison Table

T <sub>A</sub>	D (SOIC, 8)	DGK (VSSOP, 8)	DGN (HVSSOP, 8)
0°C to +70°C	THS4130CD	THS4130CDGK	THS4130CDGN
0 0 10 +70 0	THS4131CD	THS4131CDGK	THS4131CDGN
-40°C to +85°C	THS4130ID	THS4130IDGK	THS4130IDGN
-40 C 10 +65 C	THS4131ID	THS4131IDGK	THS4131IDGN

## **6** Pin Configuration and Functions




Figure 6-1. D Package, 8-Pin SOIC, DGK Package, 8-pin VSSOP, DGN Package, 8-Pin HVSSOP THS4130 (Top View)




Figure 6-2. D Package, 8-Pin SOIC, DGK Package, 8-pin VSSOP, DGN Package, 8-Pin HVSSOP THS4131 (Top View)

### Table 6-1. Pin Functions

	PIN			
NAME	N	NO.		DESCRIPTION
NAME	THS4130	THS4131		
NC	— 7		_	No connect
PD	7 —		I	Active low power-down pin
V <sub>CC+</sub>	3 3		I/O	Positive supply voltage pin
V <sub>CC</sub> -	6 6		I/O	Negative supply voltage pin
V <sub>IN-</sub>	1 1		I	Negative input pin
V <sub>OCM</sub>	2	2	I	Common mode input pin
V <sub>OUT+</sub>	4	4	0	Positive output pin
V <sub>OUT-</sub>	5	5	0	Negative output pin
V <sub>IN+</sub>	8	8	I	Positive input pin
Thermal Pad	Thermal Pad	Thermal Pad		Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect the thermal pad to a large copper plane. This pad is electrically isolated from the die so the pad can be connected to any pin on the package.

(1) I = input, O = output.



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
VI	Input voltage		-V <sub>CC</sub>	+V <sub>CC</sub>	V
$V_{CC-}$ to $V_{CC+}$	Supply voltage			33	V
	Supply turn on and turn off dV/dT <sup>(2)</sup>			1.7	V/µs
I <sub>O</sub>	Output current <sup>(3)</sup>			150	mA
V <sub>ID</sub>	Differential input voltage		-1.5	1.5	V
I <sub>IN</sub>	Continuous input current			10	mA
т	Junction temperature			150	°C
IJ	Junction temperature, continuous operation, long-te	rm reliability <sup>(4)</sup>		125	°C
т	Ambient temperature	C-suffix	0	70	°C
IA	Amplent temperature	I-suffix	-40	85	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Stay below this specification to make sure that the edge-triggered ESD absorption devices across the supply pins remain off.

- (3) Some of the THS413x packages incorporate a thermal pad on the underside of the chip. This thermal pad acts as a heat sink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about using the PowerPAD integrated circuit package.
- (4) The maximum junction temperature for continuous operation is limited by package constraints. Operation greater than this temperature can result in reduced reliability, reduced lifetime of the device, or both.

### 7.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V	
V(ESD)	Liechostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
Vee	V <sub>CC</sub> Supply voltage	Dual supply	±2.5	±15	V
VCC		Single supply	5	30	v
т	T <sub>A</sub> Operating free-air temperature	C-suffix device	0	70	°C
'A		I-suffix device	-40	85	C

### 7.4 Thermal Information

			THS413x		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	DGN (HVSSOP)	UNIT
		8 PINS	8 PINS	8 PINS	7
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	126.3	147.3	57.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	67.3	37.9	76.3	°C/W
R <sub>eJB</sub>	Junction-to-board thermal resistance	69.8	83.2	30.0	°C/W
ΨJT	Junction-to-top characterization parameter	19.5	0.9	4.0	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	69.0	81.6	29.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	14.3	°C/W

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 7.5 Electrical Characteristics

at V<sub>CC</sub> = ±5 V, gain = 1 V/V, R<sub>F</sub> = 390  $\Omega$ , R<sub>L</sub> = 800  $\Omega$ , and T<sub>A</sub> = +25°C (unless otherwise noted)

	PARAMETER	TEST CONE	DITIONS	MIN	TYP	MAX	UNIT
DYNAMI	C PERFORMANCE						
		V <sub>I</sub> = 63 mV <sub>PP</sub> , gain = 1,	V <sub>CC</sub> = 5 V		165		
	Small signal bandwidth (2 dP)	$R_F = 390 \Omega$ , single-ended	$V_{CC} = \pm 5 V$		166		
		input, differential output	V <sub>CC</sub> = ±15 V		170		
SSBW	Small-signal bandwidth (–3 dB)	V <sub>I</sub> = 63 mV <sub>PP</sub> , gain = 2,	V <sub>CC</sub> = 5 V		97		MHz
		$R_F = 750 \Omega$ , single-ended	$V_{CC} = \pm 5 V$		98		
		input, differential output	V <sub>CC</sub> = ±15 V		100		
SR	Slew rate <sup>(2)</sup>				67		V/µs
		То 0.1%	Step voltage = 2 V, gain = 1		39		
t <sub>s</sub>	Settling time	То 0.01%	Step voltage = 2 V, gain = 1		61		ns
DISTOR	TION PERFORMANCE	l				I	
		V <sub>CC</sub> = 5 V, V <sub>O</sub> = 2 V <sub>PP</sub> ,	f = 250 kHz		-101		
		differential input/output	f = 1 MHz		-87		
		$V_{CC} = \pm 5 V, V_{O} = 2 V_{PP},$	f = 250 kHz		-100		
		differential input/output	f = 1 MHz		-87		
THD		V <sub>CC</sub> = ±15 V, V <sub>O</sub> = 2 V <sub>PP</sub> ,	f = 250 kHz		-102		
	Total harmonic distortion	differential input/output	f = 1 MHz		-88		dBc
		$V_{CC} = \pm 5 V$ , $V_O = 4 V_{PP}$ , differential input/output	f = 250 kHz		-94		
			f = 1 MHz		-79		
		$V_{CC} = \pm 15 \text{ V}, \text{ V}_{O} = 4 \text{ V}_{PP},$ differential input/output	f = 250 kHz		-95		
			f = 1 MHz		-80		
		V <sub>O</sub> = 2 V <sub>PP</sub> , f = 250 kHz, differential input/output	V <sub>CC</sub> = ±2.5		103		dBc
			$V_{CC} = \pm 5$		106		
SFDR	Spurious-free dynamic range		$V_{CC} = \pm 15$		108		
		V <sub>O</sub> = 4 V <sub>PP</sub> , f = 250 kHz,	V <sub>CC</sub> = ±5		98		
		differential input/output	$V_{CC} = \pm 15$		100		
IMD3	Third intermodulation distortion	V <sub>I(PP)</sub> = 4 V, F <sub>1</sub> = 3 MHz, F <sub>2</sub>			-53		dBc
OIP3	Third-order intercept	$V_{I(PP)} = 4 V, F_1 = 3 MHz, F_2$			41.5		dB
	PERFORMANCE						
V <sub>n</sub>	Input voltage noise	f = 10 kHz			1.25		nV/√Hz
In In	Input current noise	f = 10 kHz			1.7		pA/√Hz
	FORMANCE				1.7		p/ ( 112
DOTEN		T <sub>A</sub> = 25°C		71	78		
A <sub>OL</sub>	Open-loop gain	$T_A = full range$		69	10		dB
		$T_A = 25^{\circ}C$			±0.2	2	
V <sub>OS</sub>	Input offset voltage	$T_A = 23 \text{ C}$ $T_A = \text{full range}^{(1)}$			±0.2	2	mV
	Common-mode input offset voltage	Referred to V <sub>OCM</sub>			0.2	5.5	mV
	Input offset voltage drift	T <sub>A</sub> = full range <sup>(1)</sup>			2		µV/°C
	Input bias current	$T_A = full range(1)$			5	15.4	μν/ Ο μΑ
I <sub>IB</sub>	•						•
l <sub>os</sub>	Input offset current	T <sub>A</sub> = full range <sup>(1)</sup>			100	500	nA
	Input offset current drift				1		nA/°C



## 7.5 Electrical Characteristics (continued)

### at V<sub>CC</sub> = ±5 V, gain = 1 V/V, R<sub>F</sub> = 390 $\Omega$ , R<sub>L</sub> = 800 $\Omega$ , and T<sub>A</sub> = +25°C (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
CMRR	Common-mode rejection ratio	T <sub>A</sub> = full range <sup>(1)</sup>		80	95		dB
V <sub>ICM</sub>	Common-mode input voltage				-4 to 4.5		V
R <sub>I_CM</sub>	Common-mode input resistance	Measured into each input	pin		215		MΩ
R <sub>I_DIFF</sub>	Differential input resistance	Measured into each input	pin		10		kΩ
C <sub>I_CM</sub>	Common-mode input capacitance	Measured into each input	pin, closed loop		1.4		pF
CI_DIFF	Differential input capacitance	Measured into each input	pin, closed loop		2.5		•
OUTPUT	CHARACTERISTICS						
R <sub>0</sub>	Output resistance	Open loop			41		Ω
		$V_{CC} = 5 V, R_1 = 1 k\Omega$	T <sub>A</sub> = 25°C	1.2 to 3.8	0.9 to 4.1		
		$v_{\rm CC} = 5 v, R_{\rm L} = 1 K\Omega$	$T_A = full range^{(1)}$	1.3 to 3.7	±4		V
	Output voltage swing	V <sub>CC</sub> = ±5 V, R <sub>I</sub> = 1 kΩ	T <sub>A</sub> = 25°C	±3.7			
	Output voltage swing	$v_{CC} - \pm 5 v, R_L - 1 R_{C2}$	T <sub>A</sub> = full range <sup>(1)</sup>	±3.6			
		V <sub>CC</sub> = ±15 V, R <sub>I</sub> = 1 kΩ	T <sub>A</sub> = 25°C	±11.5	±12.4		
		$v_{CC} - \pm 15 v, R_L - 1 K_{L2}$	$T_A = full range^{(1)}$	±11.2			
		$V_{CC}$ = 5 V, R <sub>L</sub> = 7 $\Omega$	T <sub>A</sub> = 25°C	25	45		mA
			T <sub>A</sub> = full range	20			
1.	Output current	$V_{CC} = \pm 5 V, R_{L} = 7 \Omega$	T <sub>A</sub> = 25°C	30	55		
lo		$v_{\rm CC} - \pm 3 v, R_{\rm L} - 7 \Omega$	$T_A = full range^{(1)}$	28			
		$V_{CC}$ = ±15 V, R <sub>L</sub> = 7 $\Omega$	T <sub>A</sub> = 25°C	65	85		
			$T_A = full range^{(1)}$	60			
POWER	SUPPLY						
		$V_{CC} = \pm 5 V$	T <sub>A</sub> = 25°C		10.4	15	
I <sub>CC</sub>	Quiescent current		T <sub>A</sub> = full range <sup>(1)</sup>			16	mA
		V <sub>CC</sub> = ±15 V	T <sub>A</sub> = 25°C		13		
	Quiescent current (shutdown)	PD = -5 V	T <sub>A</sub> = 25°C		0.86	1.4	mA
I <sub>CC(SD)</sub>	(THS4130 only)	1 D0 V	$T_A = full range^{(1)}$			1.5	
PSRR	Power-supply rejection ratio		T <sub>A</sub> = +25°C	73	98		dB
	(dc)		T <sub>A</sub> = full range <sup>(1)</sup>	70			uD


(1) The full range temperature is 0°C to +70°C for the C-suffix device, and -40°C to +85°C for the I-suffix device.

(2) Slew rate is measured from an output level range of 25% to 75%.





## 7.6 Typical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_{CC} = \pm 5$  V,  $R_F = 390 \Omega$ , gain = +1 V/V, differential input, differential output, and  $R_L = 800 \Omega$  (unless otherwise noted)













at  $T_A = 25^{\circ}$ C,  $V_{CC} = \pm 5$  V,  $R_F = 390 \Omega$ , gain = +1 V/V, differential input, differential output, and  $R_L = 800 \Omega$  (unless otherwise noted)






at  $T_A = 25^{\circ}$ C,  $V_{CC} = \pm 5$  V,  $R_F = 390 \Omega$ , gain = +1 V/V, differential input, differential output, and  $R_L = 800 \Omega$  (unless otherwise noted)





at  $T_A = 25^{\circ}$ C,  $V_{CC} = \pm 5$  V,  $R_F = 390 \Omega$ , gain = +1 V/V, differential input, differential output, and  $R_L = 800 \Omega$  (unless otherwise noted)






## 8 Detailed Description

## 8.1 Overview


The THS413x devices are fully differential amplifiers (FDAs). Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order nonlinearities, and increased dynamic range. FDAs not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing. For more information on the basic theory of operation for FDAs, see the *Fully Differential Amplifiers* application note.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

Figure 8-1 and Figure 8-2 depict the differences between the operation of the THS413x in two different modes. FDAs can work with either differential or single-ended inputs.






Figure 8-1. Amplifying Differential Input Signals


Figure 8-2. Amplifying Single-ended Input Signals



### 8.4 Device Functional Modes

### 8.4.1 Power-Down Mode

Power-down mode is used when power saving is required. The THS4130 power-down ( $\overline{PD}$ ) pin is an active low input. If left unconnected, an internal 250-k $\Omega$  resistor to V<sub>CC+</sub> keeps the device turned on. The threshold voltage for the power-down function is approximately 1.4 V greater than V<sub>CC-</sub>. Therefore, if the  $\overline{PD}$  pin is 1.4 V greater than V<sub>CC-</sub>, then the device is active. If the  $\overline{PD}$  pin is less than 1.4 V greater than V<sub>CC-</sub>, then the device is off. Pull the pin to V<sub>CC-</sub> to turn the device off. Figure 8-3 shows the simplified version of the power-down circuit. While in power-down mode, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 M $\Omega$  in power-down mode.



#### Figure 8-3. Simplified Power-Down Circuit

Similar to an op amp in an inverting configuration, the output impedance of an FDA is determined by the feedback network configuration. In addition, the THS4130 has an internal 10-k $\Omega$  resistor at each output that is tied to the V<sub>CM</sub> error amplifier (see Section 8.2). The differential output impedance is equal to [(2 × R<sub>F</sub> + 2 × R<sub>G</sub>)] || 20 k $\Omega$ ]. Figure 8-4 shows the closed=loop output impedance of the THS4130 when in power-down.




Figure 8-4. Output Impedance (in Power-Down) vs Frequency



### **9** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the THS413x. A voltage applied to the VOCM pin from a low-impedance source can be used to directly set the output common-mode voltage. If left floating, then the VOCM pin defaults to the mid-rail voltage, defined as:

$$\frac{(V_{CC+}) + (V_{CC-})}{2}$$
(1)

To minimize common-mode noise, connect a 0.1-µF bypass capacitor to the VOCM pin. Output common-mode voltage causes additional current to flow in the feedback resistor network. This current is supplied by the output stage of the amplifier; therefore, additional power dissipation is created. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current can be significant in some applications and can dictate the use of the HVSSOP package to effectively control self-heating.

### 9.1.1.1 Resistor Matching

Resistor matching is important in FDAs to maintain good output balance. An ideal differential output signal implies the two outputs of the FDA should be exactly equal in amplitude and shifted 180° in phase. Any imbalance in amplitude or phase between the two output signals results in an undesirable common-mode signal at the output. The output balance error is a measure of how well the outputs are balanced and is defined as the ratio of the output common-mode voltage to the output differential signal.

$$Output Balance Error = \frac{\left(\frac{V_{OUT} + -V_{OUT} - V_{OUT} - V_{O$$

At low frequencies, resistor mismatch is the primary contributor to output balance errors. Additionally CMRR, PSRR, and HD2 performance diminish if resistor mismatch occurs. Therefore, to optimize performance, use 1% tolerance resistors or better. Table 9-1 provides the recommended resistor values to use for a particular gain.

	Table 3-1. Recommended Resistor Values									
GAIN (V/V)	R <sub>G</sub> (Ω)	R <sub>F</sub> (Ω)								
1	390	390								
2	374	750								
5	402	2010								
10	402	4020								

Table 9-1	Recommended	<b>Resistor Values</b>
-----------	-------------	------------------------



### 9.1.2 Driving a Capacitive Load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The THS413x have been internally compensated to maximize bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, place a resistor in series with the output of the amplifier, as shown in Figure 9-1. A minimum value of 20  $\Omega$  works well for most applications. For example, in 50- $\Omega$  transmission systems, setting the series resistor value to 50  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 9-1. Driving a Capacitive Load

### 9.1.3 Data Converters

Driving data converters are one of the most popular applications for fully-differential amplifiers. Figure 9-2 shows a typical configuration of an FDA attached to a differential analog-to-digital converter (ADC).





Figure 9-2. Fully-Differential Amplifier Attached to a Differential ADC

FDAs can operate with a single supply.  $V_{OCM}$  defaults to the mid-rail voltage,  $V_{CC}/2$ . The differential output can be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output ( $V_{ref}$ ), then connect  $V_{ref}$  directly to the  $V_{OCM}$  of the amplifier using a bypass capacitor to reduce broadband common-mode noise.







### 9.1.4 Single-Supply Applications

For proper operation, the input common-mode voltage to the input terminal of the amplifier must not exceed the common-mode input voltage range. However, some single-supply applications can require the input voltage to exceed the common-mode input voltage range. In such cases, to bring the common-mode input voltage within the specifications of the amplifier, the circuit configuration of Figure 9-4 is suggested.




Figure 9-4. Circuit With Improved Common-Mode Input Voltage

Equation 3 is used to calculate  $R_{PU}$ :

$$R_{PU} = \frac{V_P - V_{CC}}{(V_{IN} - V_P)\frac{1}{R_G} + (V_{OUT} - V_P)\frac{1}{R_F}}$$
(3)



## 9.2 Typical Application




Figure 9-5. Antialias Filtering

For signal conditioning in ADC applications, make sure to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high-frequency noise with the frequency of operation. This design example shows a method by which the noise can be filtered in the THS413x. Figure 9-5 shows the design example for the THS413x in active low-pass filter topology driving an ADC.

### 9.2.1 Design Requirements

Table 9-2 shows example design parameters and values for the typical application design example in Figure 9-5.

	······································
DESIGN PARAMETERS	VALUE
Supply voltage	±2.5 V to ±15 V
Amplifier topology	Voltage feedback
Output control	DC-coupled with output common-mode control capability
Filter requirement	500-kHz, multiple-feedback low-pass filter

### Table 9-2. Design Parameters

### 9.2.2 Detailed Design Procedure

Figure 9-5 shows a multiple-feedback (MFB) low-pass filter. The transfer function for this filter circuit is:

$$H_{d}(f) = \left[\frac{K}{-\left[\frac{f}{FSF \times fc}\right]^{2} + \frac{1}{Q}\frac{jf}{FSF \times fc} + 1}\right] \times \left[\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}}\right]$$
  
where  $K = \frac{R2}{R1}$ ,  $FSF \times fc = \frac{1}{2\pi\sqrt{2} \times R2R3C1C2}$ , and  $Q = \frac{\sqrt{2} \times R2R3C1C2}{R3C1 + R2C1 + KR3C1}$  (4)

K sets the pass-band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.



$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$
 (5)

where Re is the real part and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

$$FSF \times fc = \frac{1}{2\pi Rc\sqrt{2 \times mn}} and Q = \frac{\sqrt{2 \times mn}}{1 + m(1 + K)}$$
(6)

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

#### 9.2.3 Application Curve




Figure 9-6. Large-Signal Frequency Response

### 9.3 Power Supply Recommendations

The THS413x devices are designed to operate on power supplies ranging from  $\pm 2.5$  V to  $\pm 15$  V (single-ended supplies of 5 V to 30 V). Use a power-supply accuracy of 5% or better. When operated on a board with high-speed digital signals, make sure to provide isolation between digital signal noise and the analog input pins. The THS413x are connected to power supplies through pin 3 (V<sub>CC+</sub>) and pin 6 (V<sub>CC-</sub>). Decouple each supply pin to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF. When vias are used to connect the bypass capacitors to a ground plane, configure the vias for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, do not power on the THS413x with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.



## 9.4 Layout

### 9.4.1 Layout Guidelines

To achieve the levels of high-frequency performance of the THS413x devices, follow proper printed-circuit board (PCB) high-frequency design techniques. Following is a general set of guidelines. In addition, a THS413x evaluation board is available to use as a guide for layout or for evaluating device performance.

- Ground planes—Use a ground plane on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling—use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply pin. Sharing the tantalum among several amplifiers is possible depending on the application; however, always use a 0.1-µF ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1-µF capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inches between the device power pin and the ceramic capacitors.
- Short trace runs or compact part placements—to optimize high-frequency performance, minimize stray series
  inductance. The best method is to make the circuit layout as compact as possible, thereby minimizing the
  length of all trace runs. Pay particular attention to the inputs of the amplifier; keep the length as short as
  possible. This short length helps minimize stray capacitance at the input of the amplifier.


### 9.4.1.1 PowerPAD™ Integrated Circuit Package Design Considerations

The THS413x is available in a thermally-enhanced DGN package, which is a member of the PowerPAD<sup>M</sup> integrated circuit package family. This package is constructed using a downset leadframe upon which the die is mounted (see Figure 9-7 **a** and Figure 9-7 **b**). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see Figure 9-7 **c**). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the previously awkward mechanical methods of using a heat sink.

More complete details of the PowerPAD installation process and thermal management techniques can be found in *PowerPAD Thermally-Enhanced Package* application report. This document can be found on the TI website at www.ti.com by searching for the keyword PowerPAD. The document can also be ordered through your local TI sales office; refer to SLMA002 when ordering.



Note: The thermal pad (PowerPAD) is electrically isolated from all other pins and can be connected to any potential from  $V_{CC-}$  to  $V_{CC+}$ . Typically, the thermal pad is connected to the ground plane because this plane tends to physically be the largest and is able to dissipate the most amount of heat.

### Figure 9-7. Views of Thermally-Enhanced DGN Package



### 9.4.2 Layout Example




Figure 9-8. Representative Schematic for Layout




Figure 9-9. Layout Recommendations



## **10 Device and Documentation Support**

### **10.1 Documentation Support**

### **10.1.1 Related Documentation**

For related documentation, see the following:

- Texas Instruments, Design Guide for 2.3 nV/\/Hz, Differential, Time Gain Control (TGC) DAC Reference Design for Ultrasound design guide
- Texas Instruments, EVM User's Guide for High-Speed Fully-Differential Amplifier user's guide
- Texas Instruments, Fully Differential Amplifiers application note
- Texas Instruments, *Maximizing Signal Chain Distortion Performance Using High Speed Amplifiers* application note
- Texas Instruments, PowerPAD Thermally-Enhanced Package application report
- Texas Instruments, PowerPAD™ Made Easy application report
- Texas Instruments, TI Precision Labs Fully Differential Amplifiers video series

### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.4 Trademarks

PowerPAD<sup>M</sup> and TI E2E<sup>M</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4130CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4130C	
THS4130CDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4130C	
THS4130CDGNR	LIFEBUY	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOB	
THS4130CDGNRG4	LIFEBUY	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOB	
THS4130IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASO	Samples
THS4130IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(4130, AOC)	Samples
THS4130IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41301	Samples
THS4131CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	
THS4131CDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	
THS4131CDGNR	LIFEBUY	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOD	
THS4131CDR	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	
THS4131ID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	
THS4131IDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	
THS4131IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASP	Samples
THS4131IDGN	LIFEBUY	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOE	
THS4131IDGNG4	LIFEBUY	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOE	
THS4131IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(4131, AOE)	Samples
THS4131IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



www.ti.com

## PACKAGE OPTION ADDENDUM

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina	al							2	-			
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4130CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4131CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4131IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

22-Feb-2024



All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4130CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4130IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
THS4130IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS4130IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4130IDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4131CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4131CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4131IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
THS4131IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS4131IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4131IDR	SOIC	D	8	2500	350.0	350.0	43.0

## TEXAS INSTRUMENTS

www.ti.com

22-Feb-2024

## TUBE



## - B - Alignment groove width

### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
THS4130CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4130CDG4	D	SOIC	8	75	505.46	6.76	3810	4
THS4131CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4131CDG4	D	SOIC	8	75	505.46	6.76	3810	4
THS4131ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4131IDG4	D	SOIC	8	75	505.46	6.76	3810	4

# **GENERIC PACKAGE VIEW**

## PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

**DGN 8** 

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

# **DGN0008D**

## **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# **DGN0008D**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



# DGN0008D

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




## **PACKAGE OUTLINE**

# **DGN0008H**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.
- 6. Features may differ or may not be present.




# **DGN0008H**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.




# **DGN0008H**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DGK0008A**



# **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated