LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIER

FEATURES

• Low Power Consumption
• Wide Common-Mode and Differential Voltage Ranges
• Low Input Bias and Offset Currents
• Output Short-Circuit Protection
• Low Total Harmonic Distortion: 0.003% Typ
• Low Noise
  \[ V_n = 18 \text{nV/Hz} \text{ Typ at } f = 1 \text{ kHz} \]
• High Input Impedance: JFET Input Stage
• Internal Frequency Compensation
• Latch-Up-Free Operation
• High Slew Rate: 13 V/\mu s Typ
• Common-Mode Input Voltage Range Includes \( V_{CC+} \)

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

• Controlled Baseline
• One Assembly and Test Site
• One Fabrication Site
• Available in Extended (–40°C to 125°C) or Military (–55°C to 125°C) Temperature Range
• Extended Product Life Cycle
• Extended Product-Change Notification
• Product Traceability

DESCRIPTION/ORDERING INFORMATION

The JFET-input operational amplifiers in the TL07x is similar to the TL08x series, with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07x ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The TL07x is characterized for operation over the extended temperature range of –40°C to 125°C or military temperature range of –55°C to 125°C.

ORDERING INFORMATION(1)

<table>
<thead>
<tr>
<th>( T_A )</th>
<th>( V_{IO\text{maX}} \text{ AT 25°C} )</th>
<th>PACKAGE</th>
<th>ORDERABLE PART NUMBER</th>
<th>TOP-SIDE MARKING</th>
<th>VID NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>–40°C to 125°C</td>
<td>6 mV</td>
<td>SOIC – D</td>
<td>Reel of 2500</td>
<td>TL072QDREP</td>
<td>TL072Q</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>–55°C to 125°C</td>
<td>6 mV</td>
<td>SOIC – D</td>
<td>Reel of 2500</td>
<td>TL074QDREP</td>
<td>TL074Q</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TL072 and TL074 SYMBOL (EACH AMPLIFIER)

SCHEMATIC (EACH AMPLIFIER)

All component values shown are nominal.

<table>
<thead>
<tr>
<th>COMPONENT COUNT(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMPONENT TYPE</td>
</tr>
<tr>
<td>Resisters</td>
</tr>
<tr>
<td>Transistors</td>
</tr>
<tr>
<td>JFET</td>
</tr>
<tr>
<td>Diodes</td>
</tr>
<tr>
<td>Capacitors</td>
</tr>
<tr>
<td>epi-FET</td>
</tr>
</tbody>
</table>

(1) Includes bias and trim circuitry
### ABSOLUTE MAXIMUM RATINGS\(^{(1)}\)

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{CC+}) Supply voltage(^{(2)})</td>
<td>18</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(V_{CC-})</td>
<td>18</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(V_{ID}) Differential input voltage(^{(3)})</td>
<td>±30</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(V_I) Input voltage(^{(2)}) (^{(4)})</td>
<td>±15</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Duration of output short circuit(^{(5)})</td>
<td>Unlimited</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(\theta_{JA}) Thermal resistance, junction-to-ambient(^{(6)}) (^{(7)})</td>
<td>TL072</td>
<td>97.5</td>
<td>°C/W</td>
</tr>
<tr>
<td></td>
<td>TL074</td>
<td>86</td>
<td>°C/W</td>
</tr>
<tr>
<td>(\theta_{JC}) Thermal resistance, junction-to-case(^{(7)})</td>
<td>TL072</td>
<td>38.3</td>
<td>°C/W</td>
</tr>
<tr>
<td></td>
<td>TL074</td>
<td>51.5</td>
<td>°C/W</td>
</tr>
<tr>
<td>(T_J) Operating virtual junction temperature</td>
<td>150</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>(T_{stg}) Storage temperature range</td>
<td>–65</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

\(^{(1)}\) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

\(^{(2)}\) All voltage values, except differential voltages, are with respect to the midpoint between \(V_{CC+}\) and \(V_{CC-}\).

\(^{(3)}\) Differential voltages are at \(I_{N+}\), with respect to \(I_{N-}\).

\(^{(4)}\) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

\(^{(5)}\) The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

\(^{(6)}\) Operating at the absolute maximum \(T_J\) of 150°C can affect reliability.

\(^{(7)}\) The package thermal impedance is calculated in accordance with JESD 51-7.
## ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15\,\text{V}$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>$T_A,(,\degree,\text{C})$</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IO}$</td>
<td>$V_O = 0, R_S = 50,\Omega$</td>
<td>25°C</td>
<td>3</td>
</tr>
<tr>
<td>$a_{VIO}$</td>
<td>$V_O = 0, R_S = 50,\Omega$</td>
<td>Full range</td>
<td>18</td>
</tr>
<tr>
<td>$I_{IO}$</td>
<td>$V_O = 0$</td>
<td>25°C</td>
<td>5</td>
</tr>
<tr>
<td>$I_{IB}$</td>
<td>$V_O = 0$</td>
<td>125°C</td>
<td>2</td>
</tr>
<tr>
<td>$V_{CR}$</td>
<td>$V_O = \pm 10,\text{V}$, $R_L \geq 2,\text{k}\Omega$</td>
<td>125°C</td>
<td>65</td>
</tr>
<tr>
<td>$V_{OM}$</td>
<td>$R_L = 10,\text{k}\Omega$</td>
<td>25°C</td>
<td>35</td>
</tr>
<tr>
<td>$A_{VD}$</td>
<td>$V_O = 0$, $R_L \geq 2,\text{k}\Omega$</td>
<td>Full range</td>
<td>15</td>
</tr>
<tr>
<td>$r_i$</td>
<td>$V_O = 0$, No load</td>
<td>25°C</td>
<td>10</td>
</tr>
<tr>
<td>$CMRR$</td>
<td>$V_O = V_{IO\text{min}}$, $V_O = 0$, $R_S = 50,\Omega$</td>
<td>25°C</td>
<td>80</td>
</tr>
<tr>
<td>$k_{SVR}$</td>
<td>$V_{CC} = \pm 9,\text{V}$ to $\pm 15,\text{V}$, $V_O = 0$, $R_S = 50,\Omega$</td>
<td>25°C</td>
<td>80</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>$V_O = 0$, No load</td>
<td>25°C</td>
<td>1.4</td>
</tr>
<tr>
<td>$V_{DR}/V_{D2}$</td>
<td>$A_{VD} = 100$</td>
<td>25°C</td>
<td>120</td>
</tr>
</tbody>
</table>

(1) Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 3. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

(2) All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is $T_A = -40\degree\text{C}$ to $125\degree\text{C}$ for TL07xQ and $T_A = -55\degree\text{C}$ to $125\degree\text{C}$ for TL07xM.

## OPERATING CHARACTERISTICS

$V_{CC} = \pm 15\,\text{V}$, $T_A = 25\degree\text{C}$

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>$T_A,(,\degree,\text{C})$</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$SR$</td>
<td>$V_I = 10,\text{V}$, $C_L = 100,\text{pF}$, $R_L = 2,\text{k}\Omega$, See Figure 1</td>
<td>25°C</td>
<td>8</td>
</tr>
<tr>
<td>$t_r$</td>
<td>$V_I = 20,\text{V}$, $C_L = 100,\text{pF}$, See Figure 1</td>
<td>$t_r = 1,\text{kHz}$</td>
<td>0.1</td>
</tr>
<tr>
<td>$V_n$</td>
<td>$R_S = 20,\Omega$</td>
<td>1 kHz</td>
<td>18</td>
</tr>
<tr>
<td>$I_n$</td>
<td>$R_S = 20,\Omega$, $f = 1,\text{kHz}$</td>
<td>10 Hz to $10,\text{kHz}$</td>
<td>4</td>
</tr>
<tr>
<td>THD</td>
<td>$V_{rms} = 6,\text{V}$, $R_S \geq 2,\text{k}\Omega$, $f = 1,\text{kHz}$, $A_{VD} = 1$, $RS \leq 1,\text{k}\Omega$,</td>
<td>0.003</td>
<td>0.003</td>
</tr>
</tbody>
</table>

Submit Documentation Feedback
PARAMETER MEASUREMENT INFORMATION

Figure 1. Unity-Gain Amplifier

Figure 2. Gain-of-10 Inverting Amplifier
TYPICAL CHARACTERISTICS

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

**INPUT BIAS CURRENT**

vs

**FREE-AIR TEMPERATURE**

![Graph of Input Bias Current vs Free-Air Temperature](image)

**MAXIMUM PEAK OUTPUT VOLTAGE**

vs

**FREQUENCY**

![Graph of Maximum Peak Output Voltage vs Frequency](image)

**Figure 3.**

**Figure 4.**

**Figure 5.**

**Figure 6.**
TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

MAXIMUM PEAK OUTPUT VOLTAGE
VS FREE-AIR TEMPERATURE

MAXIMUM PEAK OUTPUT VOLTAGE
VS LOAD RESISTANCE

MAXIMUM PEAK OUTPUT VOLTAGE
VS SUPPLY VOLTAGE

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION
VS FREE-AIR TEMPERATURE

See Figure 2

Figure 7.

Figure 8.

Figure 9.

Figure 10.
TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT vs FREQUENCY

NORMALIZED UNITY-GAIN BANDWIDTH AND PHASE SHIFT vs FREE-AIR TEMPERATURE

COMMON-MODE REJECTION RATIO vs FREE-AIR TEMPERATURE

SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE

Figure 11.

Figure 12.

Figure 13.

Figure 14.
TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

**SUPPLY CURRENT PER AMPLIFIER vs FREE-AIR TEMPERATURE**

- $V_{CC} = \pm 15$ V
- No Signal
- No Load

**TOTAL POWER DISSIPATION vs FREE-AIR TEMPERATURE**

- $V_{CC} = \pm 15$ V
- No Signal
- No Load

**NORMALIZED SLEW RATE vs FREE-AIR TEMPERATURE**

- $V_{CC} = \pm 15$ V
- $R_L = 2 \, k\Omega$
- $C_L = 100$ pF

**EQUIVALENT INPUT NOISE VOLTAGE vs FREQUENCY**

- $V_{CC} = \pm 15$ V
- $A_{VD} = 10$
- $R_S = 20 \, \Omega$
- $T_A = 25^\circ C$
TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

**TOTAL HARMONIC DISTORTION vs FREQUENCY**

![Graph of total harmonic distortion vs frequency](null)

- $V_{CC} = \pm 15$ V
- $A_{VD} = 1$
- $V_{(RMS)} = 6$ V
- $T_A = 25^\circ$C

**VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE**

![Graph of voltage-follower pulse response](null)

- $V_{CC} = \pm 15$ V
- $R_L = 2$ kΩ
- $C_L = 100$ pF
- $T_A = 25^\circ$C

**OUTPUT VOLTAGE vs ELAPSED TIME**

![Graph of output voltage vs elapsed time](null)

- $V_{CC} = \pm 15$ V
- $R_L = 2$ kΩ
- $T_A = 25^\circ$C
APPLICATION INFORMATION

Figure 22. 100-kHz Quadrature Oscillator

Figure 23. Audio-Distribution Amplifier

NOTE A: These resistor values may be adjusted for a symmetrical output.
PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead finish/ Ball material (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TL072QDREP</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>TL072Q</td>
<td>Samples</td>
</tr>
<tr>
<td>TL074MDEP</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>50</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-55 to 125</td>
<td>TL074M</td>
<td>Samples</td>
</tr>
<tr>
<td>TL074MDREP</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>TL074M</td>
<td>Samples</td>
</tr>
<tr>
<td>V62/11621-01XE</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>TL074Q</td>
<td>Samples</td>
</tr>
<tr>
<td>V62/11621-02XE</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-55 to 125</td>
<td>TL074Q</td>
<td>Samples</td>
</tr>
<tr>
<td>V62/11621-02XE-T</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>50</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-55 to 125</td>
<td>TL074M</td>
<td>Samples</td>
</tr>
<tr>
<td>V62/12604-01XE</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 125</td>
<td>TL072Q</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBsolete: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL072-EP, TL074-EP:

- Catalog: TL072, TL074
- Military: TL072M, TL074M

NOTE: Qualified Version Definitions:
- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications
## Tape and Reel Information

### Reel Dimensions

![Reel Dimensions Diagram](image)

*All dimensions are nominal.*

### TAPE DIMENSIONS

- **A0:** Dimension designed to accommodate the component width
- **B0:** Dimension designed to accommodate the component length
- **K0:** Dimension designed to accommodate the component thickness
- **W:** Overall width of the carrier tape
- **P1:** Pitch between successive cavity centers

### Quadrant Assignments for Pin 1 Orientation in Tape

![Quadrant Assignments Diagram](image)

### Package Materials Information

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TL072QDREP</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.5</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TL074MDREP</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>2500</td>
<td>330.0</td>
<td>16.4</td>
<td>6.5</td>
<td>9.0</td>
<td>2.1</td>
<td>8.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TL074QDREP</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>2500</td>
<td>330.0</td>
<td>16.4</td>
<td>6.5</td>
<td>9.0</td>
<td>2.1</td>
<td>8.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
<tr>
<td>Device</td>
<td>Package Type</td>
<td>Package Drawing</td>
<td>Pins</td>
<td>SPQ</td>
<td>Length (mm)</td>
<td>Width (mm)</td>
<td>Height (mm)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-------------</td>
<td>--------------</td>
<td>-----------------</td>
<td>------</td>
<td>-----</td>
<td>-------------</td>
<td>------------</td>
<td>-------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TL072QDREP</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>340.5</td>
<td>336.1</td>
<td>25.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TL074MDREP</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>2500</td>
<td>340.5</td>
<td>336.1</td>
<td>32.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TL074QDREP</td>
<td>SOIC</td>
<td>D</td>
<td>14</td>
<td>2500</td>
<td>340.5</td>
<td>336.1</td>
<td>32.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*All dimensions are nominal
**Device** | **Package Name** | **Package Type** | **Pins** | **SPQ** | **L (mm)** | **W (mm)** | **T (µm)** | **B (mm)**
---|---|---|---|---|---|---|---|---
TL074MDEP | D | SOIC | 14 | 50 | 507 | 8 | 3940 | 4.32
V62/11621-02XE-T | D | SOIC | 14 | 50 | 507 | 8 | 3940 | 4.32

*All dimensions are nominal*
**NOTES:**

A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

⚠️ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.

⚠️ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.

E. Reference JEDC MS-012 variation AB.
NOTES:  
A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Publication IPC-7351 is recommended for alternate designs.  
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.  
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated