1 Features

• Separated $V_{CC}$ and $V_{R/G/B}$ power supply
  – $V_{CC}$ voltage range: 2.5 V–5.5 V
  – $V_{R/G/B}$ voltage range: 2.5 V–5.5 V
• 48 current source channels from 0.2 mA to 20 mA
  – Channel-to-channel accuracy: ±0.5% (typ.), ±2% (max.); device-to-device accuracy: ±0.5% (typ.), ±2% (max.)
  – Low knee voltage: 0.26 V (max.) when $I_{OUT} = 5$ mA
  – 3-bits (8 steps) global brightness control
  – 8-bits (256 steps) color brightness control
  – Maximum 16-bits (65536 steps) PWM grayscale control
• 16 scan line switches with 190-mΩ $R_{DS(ON)}$
• Ultra low power consumption
  – Independent $V_{CC}$ down to 2.5 V
  – Lowest $I_{CC}$ down to 3.6 mA with 50-MHz GCLK
  – Intelligent power saving mode
• Built-in SRAM to support 1 – 64 multiplexing
  – Single device with 16 multiplexing to support 48 × 16 LEDs or 16 × 16 RGB pixels
  – Dual devices stackable with 32 multiplexing to support 96 × 32 LEDs or 32 × 32 RGB pixels
  – Three devices stackable with 48 multiplexing to support 144x48 LEDs or 48 × 48 RGB pixels
  – Four devices stackable with 64 multiplexing to support 192x64 LEDs or 64 × 64 RGB pixels
• High speed and low EMI Continuous Clock Series Interface (CCSI)
  – Only three wires: SCLK / SIN / SOUT
  – External 25-MHz (max.) SCLK with dual-edge transmission mechanism (internal 50 MHz)
  – Internal frequency multiplier to support GCLK range from 40 MHz to 160 MHz
• Optimized display performance
  – Programmable scan line sequence
  – Upside and downside ghosting removal
  – Low grayscale enhancement
  – LED open, short, and weak short detection and removal

2 Applications

• Narrow Pixel Pitch (NPP) LED display
• Mini and micro-LED products

3 Description

With the pixel density getting higher in narrow pixel pitch LED display or mini and micro-LED products, there are urgent demands for LED drivers to address those critical challenges. These challenges include ultra high integration to meet the strict board space limitation, ultra low power to minimize the system level power dissipation, new interface to enable high data refresh rate with low EMI impact, and excellent display performance to serve the growing needs of higher display quality.

Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE(1)</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLC6984</td>
<td>VQFN (76)</td>
<td>9 mm × 9 mm</td>
</tr>
<tr>
<td></td>
<td>BGA (96)</td>
<td>6 mm × 6 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the data sheet.
4 Description (continued)

The TLC6984 is a highly integrated common cathode matrix LED display driver with 48 constant current sources and 16 scanning FETs. Besides driving $16 \times 16$ and $32 \times 32$ RGB LED pixels as TLC6983, three TLC6984s are capable of driving $48 \times 48$ RGB LED pixels and stacking four TLC6984s can drive $64 \times 64$ RGB LED pixels. To achieve low power consumption, the device supports separated power supplies for the red, green, and blue LEDs by its common cathode structure. Furthermore, the operation power of the TLC6984 is significantly reduced by ultra-low operation voltage range ($V_{cc}$ down to 2.5 V) and ultra-low operation current ($I_{cc}$ down to 3.6 mA).

The TLC6984 implements a high speed dual-edge transmission interface to support high device count daisy-chained and high refresh rate while minimizing electrical-magnetic interference (EMI). The device supports up to 25-MHz SCLK (external) and up to 160-MHz GCLK (internal). Meanwhile, the device integrates enhanced circuits and intelligent algorithms to solve the various display challenges in Narrow Pixel Pitch (NPP) LED display applications and mini and micro-LED products. These challenges include dim at the first scan line, upper and downside ghosting, non-uniformity in low grayscale, coupling, and caterpillar caused by open or short LEDs, which make the TLC6984 a perfect choice in such applications.

The TLC6984 also implements LED open and weak, short and short detections and removals during operations and can also report this information out to the accompanying digital processor.
5 Device and Documentation Support

5.1 Documentation Support

5.1.1 Related Documentation

- Texas Instruments, **PowerPAD™ Thermally Enhanced Package application note**

5.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.3 Support Resources

TI E2E™ support forums are an engineer’s go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.4 Trademarks

TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

5.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.
6 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

6.1 Tape and Reel Information

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLC6984RRFR</td>
<td>VQFN</td>
<td>RRF</td>
<td>76</td>
<td>2000</td>
<td>330.0</td>
<td>16.4</td>
<td>9.3</td>
<td>9.3</td>
<td>1.1</td>
<td>12.0</td>
<td>16.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>
## TAPE AND REEL BOX DIMENSIONS

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TLC6984RRFR</td>
<td>VQFN</td>
<td>RRF</td>
<td>76</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Ecos Plan</th>
<th>Lead finish/ Ball material</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>PTLC6984RRFR</td>
<td>ACTIVE</td>
<td>VQFN</td>
<td>RRF</td>
<td>76</td>
<td>2000</td>
<td>TBD</td>
<td>Call Ti</td>
<td>Call Ti</td>
<td>-40 to 85</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp**: The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material: Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer**: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated