







TLV3011-EP, TLV3012-EP

SGLS349A - OCTOBER 2006 - REVISED MAY 2023

TLV3011-EP and TLV3012-EP Enhanced Product Low Power Comparators With **Integrated 1.24V Voltage Reference**

1 Features

- VID V62/07604-01XE (TLV3011-EP)
- VID V62/23603-01XE (TLV3012-EP)
- Controlled baseline
 - One assembly test site
 - One fabrication site
 - Extended product life cycle
- Enhanced diminishing manufacturing sources (DMS) support
- Extended temperature range of -55°C to 125°C
- Low quiescent current: 3.1 µA (maximum)
- Integrated series voltage reference: 1.242 V
- Input common-mode range: 200 mV beyond rails
- Voltage reference initial accuracy: 1%
- Open-drain output (TLV3011-EP)
- Push-pull output (TLV3012-EP)
- Interated hysteresis (TLV3012-EP Only)
- Fail-safe inputs (TLV3012-EP Only)
- Power on reset (TLV3012-EP Only)
- Supply range: 1.65 V to 5.5 V (TLV3012-EP Only)
- Fast response time: 2 µs Microsize package: SOT-23-6

2 Applications

- Battery-powered level detection
- Data acquisition
- System monitoring
- Oscillators
- Sensor systems

3000 9860 Units $V_{S} = 5.5V$ 2500 No Load 2000 1500 1000 500 1.230 1.235 1.240 1.245 1.250 Reference Voltage (V)

TLV3012-EP Reference Voltage Distribution

3 Description

The TLV3011-EP is a low-power, open-drain output comparator; the TLV3012-EP is a push-pull output comparator. Both devices feature an uncommitted onchip voltage reference and have a 3.1 µA (maximum) quiescent current, an input common-mode range 200 mV beyond the supply rails, and singlesupply operation from 1.65 V to 5.5 V.


The integrated 1.242-V series voltage reference offers low 100-ppm/°C (maximum) drift, is stable with up to 10-nF capacitive load, and can sink or source up to 0.5 mA (typical) of output current that allows driving external circuitry.

The TLV3011-EP and TLV3012-EP are available in the tiny SOT-23-6 package for constrained-space designs. The devices are specified for the extended temperature range of -55°C to 125°C.

Table 3-1. Device Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
TLV3011-EP,	SOT-23 (6)	2.90 mm × 1.60 mm
TLV3012-EP		

For all available packages, see the orderable addendum at the end of the data sheet.



TLV3012-EP Reference Voltage vs Temperature



Table of Contents

1 Features1	7 Detailed Description	18
2 Applications 1	7.1 Overview	18
3 Description1	7.2 Functional Block Diagram	18
4 Revision History2	7.3 Feature Description	18
5 Pin Configuration and Functions3	7.4 Device Functional Modes	18
Specifications4	8 Application and Implementation	20
6.1 Absolute Maximum Ratings - TLV3011-EP4	8.1 Application Information	. 20
6.2 Absolute Maximum Ratings - TLV3012-EP4	8.2 Typical Application	
6.3 ESD Ratings4	8.3 Power Supply Recommendations	
6.4 Thermal Resistance Characteristics5	8.4 Layout	
6.5 Recommended Operating Conditions - TLV3011-	9 Device and Documentation Support	
EP5	9.1 Receiving Notification of Documentation Updates	24
6.6 Recommended Operating Conditions -	9.2 Support Resources	24
TLV3012-EP5	9.3 Trademarks	
6.7 Electrical Characteristics - TLV3011-EP6	9.4 Electrostatic Discharge Caution	24
6.8 Electrical Characteristics - TLV3012-EP7	9.5 Glossary	
6.9 Switching Characteristics - TLV3012-EP8	10 Mechanical, Packaging, and Orderable	
6.10 Typical Characteristics - TLV3011-EP9	Information	25
6.11 Typical Characteristics - TLV3012-EP12		


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (October 2006) to Revision A (May 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added TLV3012-EP device	1
•	Updated Features, Description and Device Information table for new device	1
•	Added TLV3012-EP Electircal Characteristics Tables	4
•	Added TLV3012-EP Typical Characteristics graphs	12
	Updated Detailed Description section	
	,	



5 Pin Configuration and Functions



DBV Package 6-Pin SOT-23 **Top View**

Table 5-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	IIFE\/	DESCRIPTION
OUT	1	0	Comparator Output
V-	2	Р	Negative Supply Voltage
IN+	3	I	Non-Inverting (Positive) Input
IN-	4	I	Inverting (Negative) Input
REF	5	0	Reference Voltage Output
V+	6	Р	Positive Supply Voltage



6 Specifications

6.1 Absolute Maximum Ratings - TLV3011-EP

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
	Supply voltage			7	V
	Signal input terminals	Voltage ⁽²⁾	-0.5	(V+) +0.5	V
	Signal input terminals	Current ⁽²⁾		±10	mA
	Output short circuit ⁽³⁾	·		Continous	
	Operating temperature range		-55	125	°C
T _{stg}	Storage temperature range		-65	150	°C
TJ	Junction temperature			150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to the network ground terminal.
- (3) Short circuit to ground

6.2 Absolute Maximum Ratings - TLV3012-EP

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage: $V_S = (V+) - (V-)$	-0.5	7	V
Input pins (IN+, IN-) from (V-) ⁽²⁾	-0.5	7	V
Output (OUT) (Push-Pull) from (V–)	-0.5	(V+) + 0.5	V
Output short circuit current ⁽³⁾		10	mA
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.3 ESD Ratings

			VALUE	UNIT
\ <u></u>	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾ (TLV3012-EP Only)	±1000	V

- (1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Input pins are diode-clamped to (V–). Inputs (IN+, IN–) can be greater than (V+) as long as within the –0.5 V to 7 V range. Inputs beyond –0.3 V must be current-limited to less than –10 mA, while inputs beyond 7 V must be externally voltage clamped.

⁽³⁾ Short-circuit to (V-) or (V+).



6.4 Thermal Resistance Characteristics

		TLV3011-EP	TLV3012-EP	
	THERMAL METRIC ¹	DBV (SOT-23)	DBV (SOT-23)	UNIT
		6 PINS	6 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	191.9	162.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	123.9	78.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	38.7	42.1	°C/W
Ψ лт	Junction-to-top characterization parameter	21.2	21.2	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	38.2	41.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics report.

6.5 Recommended Operating Conditions - TLV3011-EP

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage: $V_S = (V+) - (V-)$	1.8	5.5	V
Input voltage range from (V–)	-0.2	(V+) + 0.2	V
Output voltage range from (V–)	-0.2	≤ V+	V
Ambient temperature, T _A	-55	125	°C

6.6 Recommended Operating Conditions - TLV3012-EP

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage: $V_S = (V+) - (V-)$	Supply voltage: $V_S = (V+) - (V-)$	1.65	5.5	V
Input voltage range from (V–)		-0.2	(V+) + 0.2	V
Ambient temperature, T _A		-55	125	°C



6.7 Electrical Characteristics - TLV3011-EP

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Offset Voltage							
V _{OS}	Input offset voltage		V _{CM} = 0 V, I _O = 0 V		0.5	15	mV
dV _{OS} /dT	Input offset voltage vs te	mperature	T _A = -55°C to 125°C		±12		μV/°C
PSRR	Power supply rejection ra	atio	V _S = 1.8 V to 5.5 V		100	1000	μV/V
Input Bias Curr	ent						
Is	Input bias current		$V_{CM} = V_S/2$		±10		рА
I _{OS}	Input offset current		$V_{CM} = V_S/2$		±10		рА
Input Voltage R	ange						
V _{CM}	Common-mode voltage	range		(V-) - 0.2		(V+) + 0.2	V
OMPR	ARR □ Common-mode rejection ratio □		$V_{CM} = -0.2 \text{ V to } (V+) - 1.5 \text{ V}$	60	74		-ID
CMRR			$V_{CM} = -0.2 \text{ V to (V+)} + 0.2 \text{ V}$	54	62		dB
Input Impedance	e						
	Common mode				10 ¹³ 2		Ω pF
	Differential				10 ¹³ 4		Ω pF
Switching Char	acteristics						
	Propagation delay time	L A. Istada	f = 10 kHz, V _{STEP} = 1 V, input overdrive = 10 mV		12		
		Low to high	f = 10 kHz, V _{STEP} = 1 V, input overdrive = 100 mV		6		μs
t _{pd}		High to low	f = 10 kHz, V _{STEP} = 1 V, input overdrive = 10 mV		13.5		
			f = 10 kHz, V _{STEP} = 1 V, input overdrive = 100 mV		6.5		
t _r	Rise time		C _L = 10 pF		(1)		
t _f	Fall time		C _L = 10 pF		100		ns
Output							
V _{OL}	Voltage output low from	rail	V _S = 5 V		160	200	mV
Voltage Referei	nce						
V _{OUT}	Output voltage			1.208	1.242	1.276	V
	Initial accuracy					±1%	
dV _{OUT} /d _T	Temperature drift		-55°C ≤ T _A ≤ 125°C		40	100	ppm/°C
D. / / II		Sourcing	0 mA < I _{SOURCE} ≤ 0.5 mA		0.36	1	\ // A
dV_{OUT}/dI_{LOAD}	Load regulation	Sinking	0 mA < I _{SINK} ≤ 0.5 mA		6.6		mV/mA
I _{LOAD}	Output current	I			0.5		mA
dV _{OUT} /dV _{IN}	Line regulation		1.8 V ≤ V _{IN} ≤ 5.5 V		10	100	μV/V
Noise	1						
	Reference voltage noise		f = 0.1 Hz to 10 Hz		0.2		mV_{PP}
Power Supply	1						
Vs	Specified voltage			1.8		5.5	V
	Operating voltage range			1.8		5.5	V
I _Q	Quiescent current		$V_S = 5 \text{ V}, V_O = \text{High}$		2.8	5	μA

⁽¹⁾ t_r dependent on R_{PULLUP} and C_{LOAD} .



6.8 Electrical Characteristics - TLV3012-EP

For V_S (TOTAL SUPPLY VOLTAGE) = (V+) – (V–) = 1.8V and 5.5V, $V_{CM} = V_S/2$ at $T_A = 25^{\circ}$ C (Unless otherwise noted)

	RAMETER	AGE) = (V+) - (V-) = 1.8V and 5.5V, V_{CM} = TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VC		, , , , , , , , , , , , , , , , , , , ,				
	Input offset					
V _{OS}	voltage	V _{CM} = (V–)	-6	±0.3	6	mV
V _{OS}	Input offset voltage	V _{CM} = (V–) T _A = -55°C to +125°C	-9		9	mV
dV _{IO} /dT	Input offset voltage drift	$V_{CM} = (V-)$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		±12		μV/°C
PSRR	power supply rejection ratio	$V_{CM} = (V-)$ $V_S = 1.65 \text{ V to } 5.5 \text{ V}$ $T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$		100	1000	μV/V
V_{HYS}	Input hysteresis voltage	T _A = -55°C to +125°C	2	6	8	mV
INPUT BIAS	CURRENT				-	
I _B	Input bias current	V _{CM} = V _S /2	-10 ⁽¹⁾	±4.5	10 ⁽¹⁾	рА
I _{OS}	Input offset current	V _{CM} = V _S /2	-10 ⁽¹⁾	±1	10 ⁽¹⁾	pА
INPUT COM	IMON MODE RANGI	<u> </u>				
V _{CM-Range}	Common-mode voltage range	$V_S = 1.8 \text{ V to } 5.5 \text{ V}$ $T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$	(V-) - 0.2		(V+) + 0.2	V
CMRR	Common mode rejection ratio	$V_{CM} = (V-) + 1.5V \text{ to } (V+) + 0.2V$ $T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	60	74		dB
CMRR	Common mode rejection ratio	$V_{CM} = (V-) - 0.2V \text{ to } (V+) + 0.2V$ $T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	54	62		dB
R _{CM}	Input Common Mode Resistance			10 ¹³		Ω
C _{IC}	Input Common Mode Capacitance			2		pF
INPUT IMPE	EDANCE					
R_{DM}	Input Differential Mode Resistance			10 ¹³		Ω
C _{ID}	Input Differential Mode Capacitance			4		pF
OUTPUT					'	
V _{OL}	Voltage swing from (V–)	$V_S = 5 V$ $I_{SINK} = 5 mA$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		160	200	mV
V _{OH}	Voltage swing from (V+)	$V_S = 5 V$ $I_{SOURCE} = 5 \text{ mA}$ $T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		90	200	mV
VOLTAGE F	REFERENCE		•		-	
V _{OUT}	Reference Voltage		1.223	1.242	1.260	V
	Accuracy			±0.25%	±1.5%	
dV _{OUT} /d _T	Temperature Drift	T _A = -55°C to +125°C		40	100	ppm/°C
dV _{OUT} / dl _{LOAD}	Load Regulation, Sourcing	0 mA < I _{SOURCE} ≤ 0.5 mA		0.36	1(1)	mV/mA
	Load Regulation, Sinking	0 mA < I _{SINK} ≤ 0.5 mA		6.6		mV/mA
ILOAD	Output Current			0.5		mA
dV _{OUT} /dV _S	Line Regulation	1.65 V ≤ V _S ≤ 5.5 V		10	100 ⁽¹⁾	μV/V
V _{noise}	Noise	f = 0.1 Hz to 10 Hz		0.2		mV_{PP}



6.8 Electrical Characteristics - TLV3012-EP (continued)

For V_S (TOTAL SUPPLY VOLTAGE) = (V+) – (V–) = 1.8V and 5.5V, $V_{CM} = V_S/2$ at $T_A = 25^{\circ}C$ (Unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUI	PPLY					
IQ	Quiescent current per comparator	Output is logic high		2.4	3.1	μΑ
IQ	Quiescent current per comparator	Output is logic high $T_A = -55^{\circ}C$ to +125°C			3.6	μΑ

⁽¹⁾ Ensured by characterization

6.9 Switching Characteristics - TLV3012-EP


For V_S (TOTAL SUPPLY VOLTAGE) = (V+) - (V-) = 1.8 V and 5.5 V, $V_{CM} = V_S / 2$ at $T_A = 25^{\circ}\text{C}$ (Unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	MIN TYP		UNIT	
OUTPUT	•						
T _{PD-LH}	Propagation delay time, low-to- high (push-pull output)	f = 10 kHz, V _{STEP} = 200mV, V _{OD} = 100 mV, C _L = 10 pF		2	4	μs	
T _{PD-HL}	Propagation delay time, high-to-low	f = 10 kHz, V _{STEP} = 200mV, V _{OD} = 100 mV, C _L = 10 pF		2	4	μs	
T _{RISE}	Output Rise Time, 20% to 80%, push-pull output	C _L = 10 pF		10		ns	
T _{FALL}	Output Fall Time, 80% to 20%	C _L = 10 pF		10		ns	
T _{FALL}	Output Fall Time, 80% to 20%, open-drain output	$R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		10		ns	
t _{ON}	Power on-time			1.9		ms	


Submit Document Feedback




6.10 Typical Characteristics - TLV3011-EP
































6.11 Typical Characteristics - TLV3012-EP



























7 Detailed Description

7.1 Overview

The TLV301x-EP is a MicroPower comparator with an integrated reference that is well suited for compact, low-current, precision voltage detection applications. With a high-accuracy, internal reference of 1.242 V and 5 uA of quiescent current, the TLV301x-EP enables power conscious systems to monitor and respond quickly to fault conditions.

7.2 Functional Block Diagram



7.3 Feature Description

The TLV301x-EP is comprised of a rail-to-rail input comparator with open-drain or push-pull output options and a voltage reference that is externally available.

7.4 Device Functional Modes

The TLV3011-EP requires an operating voltage between 1.8 V and 5.5 V for the comparator output to reflect the voltage applied to the inputs. Similarly, the reference output (REF) will also be valid over the same operating voltage range.

7.4.1 Open Drain Output (TLV3011-EP)

The TLV3011-EP features an Open-Drain (sinking only) output that allows multiple devices to be driven by a single pull-up resistor to accomplish an OR function, making the TLV3011-EP useful for logic applications. The value of the pull-up resistor and supply voltage used will affect current consumption due to additional current drawn when the output is in a low state. This effect can be seen in the typical curve Quiescent Current vs Output Switching Frequency.

The pull-up voltage should NOT exceed the V+ suppply.

7.4.2 Push Pull Output (TLV3012-EP)

The TLV3012-EP has a "Push-Pull" output capable of both sinking and sourcing current. The push-pull output stage is optimal for reduced power budget applications by eliminating the need for a pull-up resistor and features no shoot-through current.

Do not tie push-pull outputs together.

7.4.3 Voltage Reference

The TLV301x-EP requires an operating voltage between 1.8 V and 5.5 V for the comparator output to reflect the voltage applied to the inputs. Similarly, the reference output (REF) will also be valid over the same operating voltage range.

The integrated 1.242-V voltage reference offers low 100-ppm/°C (maximum) drift provided on a seporate output pin that allows use of external dividers or to provide a reference voltage for other external circuitry. The reference is stable with up to a 10-nF capacitive load and can sink or source up to 500µA (typical) of output current.

7.4.4 Fail-Safe Input (TLV3012-EP Only)

This section does **NOT** apply to the open drain output TLV3011-EP.

The TLV3012-EP inputs are Fail-Safe up to 5.5V independent of V+ voltage. Fail-Safe is defined as maintaining the same high input impedance when V+ is unpowered or within the recommended operating ranges.

The Fail-Safe inputs can be any value between 0 V and 5.5 V, even while V+ is zero or ramping up or down. This feature avoids power sequencing issues as long as the input voltage range and supply voltage are within the specified ranges.

This is possible since the inputs are not clamped to V+ and the input current maintains its value even when a higher voltage is applied to the inputs.

As long as one of the input pins remains within the valid input range, and the supply voltage is valid and not in POR, the output state will be correct. The specified input voltage range is -0.2 V to (V+) + 0.2 V.

The following is a summary of the TLV3012-EP device input voltage excursions and their outcomes:

- 1. When both IN- and IN+ are within the specified input voltage range:
 - a. If IN- is higher than IN+ and the offset voltage, the output is low.
 - b. If IN- is lower than IN+ and the offset voltage, the output is high.
- 2. When IN- is higher than the specified input voltage range and IN+ is within the specified voltage range, the output is low.
- 3. When IN+ is higher than the specified input voltage range and IN- is within the specified input voltage range, the output is high
- 4. When IN- and IN+ are both outside the specified input voltage range, the output state is **indeterminate** (random). *Do not* operate in this region.

Because the inputs do not have upper ESD diode clamps to V+, input voltages must be externally clamped to below 5.5 V if the source could possibly exceed 5.5 V. A current limiting resistor in series with the input is also recommend in case of input transients.

7.4.5 Power-On Reset (POR) (TLV3012-EP Only)

This section does **NOT** apply to the open-drain output TLV3011-EP.

The TLV3012-EP has an internal Power-on-Reset (POR) circuit for known start-up or power-down conditions. While the power supply (V+) is ramping up or ramping down, the POR circuitry will be activated for up to 1.9ms after the minimum supply voltage threshold is crossed, or immediately when the supply voltage drops below minimum supply. When the supply voltage is equal to or greater than the minimum supply voltage, and after the delay period, the comparator output reflects the state of the differential input (V_{ID}). This delay is long enough to allow the reference output to stabilize with up to a 10nF capacitive load.

During the POR period (t_{on}), the outputs will be low (sinking)




Figure 7-1. Power-On Reset Example Timing Diagram for TLV3012-EP

8 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TLV301x-EP comparator family with on-chip 1.242-V series reference with the choice of either open-drain or push-pull output stages.

A typical supply current of 2.8 μ A and small packaging combine with 1.8-V supply requirements to make the TLV301x-EP devices optimal for battery and portable designs.

Figure 8-1 shows the typical connections for the TLV301x-EP device.




(1) Use R_{PULLUP} with the TLV3011 only.

Figure 8-1. Basic Connections of the TLV301x-EP

8.1.1 External Hysteresis

Comparator inputs have no noise immunity within the range of specified offset voltage (±12 mV). For noisy input signals, the comparator output may display multiple switching as input signals move through the switching threshold. The typical comparator threshold of the TLV301x-EP is ±0.5 mV. To prevent multiple switching within the comparason threshold of the comparator, external hysteresis may be added by connecting a small amount of feedback to the positive input. Figure 8-2 shows a typical topology used to introduce hysteresis, described by this equation:

$$V_{HYST} = \frac{V + \times R1}{R1 + R2}$$



(1) Use $R_{\mbox{\tiny PULLUP}}$ with the TLV3011 only.

Figure 8-2. Adding Hysteresis

V_{HYST} sets the value of the transition voltage required to switch the comparator output by increasing the threshold region, thereby reducing sensitivity to noise.

8.2 Typical Application

8.2.1 Under Voltage Detection

Under-voltage detection is frequently required to alert the system that a battery voltage has dropped below the usable voltage level. Figure 8-3 shows a simple under-voltage detection circuit using the TLV3012-EP which is configured as a non-inverting comparator with the integrated 1.242 V reference is externally connected to the inverting input pin (IN-).




Figure 8-3. Under-Voltage Detection

8.2.1.1 Design Requirements

For this design, follow these design requirements:

- Operate from power supply that powers the microcontroller.
- · Under-voltage alert is active low.
- Logic low output when V_{BAT} is less than 2.0V.

8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in Figure 8-3. Connect (V+) to V_{BAT} which also powers the microcontroller. Resistors R_1 and R_2 create the under-voltage alert level of 2.0 V. When the battery voltage sags down to 2.0 V, the resistor divider voltage crosses V_{REF} , the 1.242 V reference threshold of the TLV3012-EP. This causes the comparator output to transition from a logic high to a logic low. The push-pull output of the TLV3012-EP is selected since the comparator operating voltage is shared with the microcontroller which is receiving the under-voltage alert signal.

Equation 1 is derived from the analysis of Figure 8-3.

$$V_{REF} = \frac{R_2}{R_1 + R_2} \times V_{BAT} \tag{1}$$

where

- R₁ and R₂ are the resistor values for the resistor divider connected to IN+
- V_{BAT} is the voltage source that is being monitored for an undervoltage condition.
- V_{RFF} is the falling edge threshold where the comparator output changes state from high to low

Rearranging Equation 1 and solving for R₁ yields Equation 2.



$$R_1 = \frac{(V_{BAT} - V_{REF})}{V_{REF}} \times R_2$$
 (2)

For the specific undervoltage detection of 2.0 V using the TLV3012-Q1, the following results are calculated.

$$R_1 = \frac{(2.0 - 1.242)}{1.242} \times 1M = 610 \text{ k}\Omega$$
(3)

where:

- R_2 is set to 1 $M\Omega$
- V_{BAT} is set to 2.0 V V_{REF} is set to 1.242 V

Choose R_{TOTAL} (R₁ + R₂) such that the current through the divider is at least 100 times higher than the input bias current (I_{BIAS}). The resistors can have high values to minimize current consumption in the circuit without adding significant error to the resistive divider.

8.2.1.3 Application Performance Plots




Figure 8-4.

8.3 Power Supply Recommendations

The TLV3012x-EP has a recommended operating voltage range (V_S) of 1.8 V to 5.5 V. V_S is defined as (V+) – (V-).

Therefore, the supply voltages used to create V_S can be single-ended or bipolar. For example, single-ended supply voltages of 5 V and 0 V and bipolar supply voltages of +2.5 V and -2.5 V create comparable operating voltages for V_S .

However, when bipolar supply voltages are used, it is important to realize that the reference (REF) and logic low level of the comparator output is referenced to (V-). Output capacitive loading and output toggle rate will cause the average supply current to rise over the quiescent current in the EC Table.

8.4 Layout

8.4.1 Layout Guidelines

To minimize supply noise, power supplies should be capacitively decoupled by a 0.1-µF ceramic capacitor. Comparators are sensitive to input noise and precautions such as proper grounding (use of ground plane), supply bypassing, and guarding of high-impedance nodes minimize the effects of noise and help to ensure specified performance.

8.4.2 Layout Example




Figure 8-5. Layout Example



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 29-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV3011AMDBVREP	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BTV	Samples
TLV3012AMDBVREP	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2QDF	Samples
V62/07604-01XE	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BTV	Samples
V62/23603-01XE	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2QDF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 29-Jun-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3011-EP, TLV3012-EP:

• Catalog : TLV3011, TLV3012

Automotive: TLV3011-Q1, TLV3012-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Oct-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3011AMDBVREP	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3012AMDBVREP	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 27-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3011AMDBVREP	SOT-23	DBV	6	3000	200.0	183.0	25.0
TLV3012AMDBVREP	SOT-23	DBV	6	3000	210.0	185.0	35.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated