**TPD12S521 Single-Chip HDMI Transmitter Port Protection and Interface Device**

### 1 Features
- IEC 61000-4-2 Level 4 ESD Protection
  - ±8-kV Contact Discharge on External Lines
- Single-Chip ESD Solution for HDMI Driver
- On-Chip Current Regulator with 55-mA Current Output
- Supports All HDMI 1.3 and HDMI 1.4b Data Rates (–3 dB Frequency > 3 GHz)
- 0.8-pF Capacitance for the High Speed TMDS Lines
- 0.05-pF Matching Capacitance Between the Differential Signal Pair
- 38-Pin TSSOP Provides Seamless Layout Option with HDMI Connector
- Backdrive Protection
  - TMDS_D[2:0]+/–
  - TMDS_CK+/–
  - CE_REMOTE_OUT
  - DDC_DAT_OUT
  - DDC_CLK_OUT
  - HOTPLUG_DET_OUT
- Lead-Free Package

### 2 Applications
- PCs
- Consumer Electronics
- Set-Top Boxes
- DVD Players

### 3 Description
The TPD12S521 is a single-chip electro-static discharge (ESD) circuit protection device for the high-definition multimedia interface (HDMI) transmitter port. While providing ESD protection with transient voltage suppression (TVS) diodes, the TVS protection adds little or no additional glitch in the high-speed differential signals. The high-speed transition minimized differential signaling (TMDS) ESD protection lines add only 0.8-pF capacitance.

The low-speed control lines offer voltage-level shifting to eliminate the need for an external voltage level-shifter IC. The control line TVS diodes add 3.5-pF capacitance to the control lines. The 38-pin DBT package offers a seamless layout routing option to eliminate the routing glitch for the differential signal pairs. The DBT package pitch (0.5 mm) matches with the HDMI connector pitch. In addition, the pin mapping follows the same order as the HDMI connector pin mapping. The TPD12S521 provides an on-chip current limiting switch with output ratings of 55 mA at pin 38. This enables HDMI receiver detection even when the receiver device is powered off.

### Device Information

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>BODY SIZE (NOM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD12S521</td>
<td>TSSOP (38)</td>
<td>6.40 mm × 9.70 mm</td>
</tr>
</tbody>
</table>

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### 4 Circuit Protection Scheme

![Circuit Diagram](image-url)
Table of Contents

1 Features ................................................................. 1
2 Applications .......................................................... 1
3 Description ............................................................ 1
4 Circuit Protection Scheme ........................................... 1
5 Revision History ....................................................... 2
6 Pin Configuration and Functions .................................. 3
7 Specifications .......................................................... 4
  7.1 Absolute Maximum Ratings .................................... 4
  7.2 ESD Ratings ......................................................... 4
  7.3 Recommended Operating Conditions ......................... 4
  7.4 Thermal Information ............................................. 4
  7.5 Electrical Characteristics ....................................... 5
  7.6 Typical Characteristics ........................................... 6
8 Detailed Description .................................................. 7
  8.1 Overview ............................................................ 7
8.2 Functional Block Diagram ......................................... 7
8.3 Feature Description ................................................ 8
8.4 Device Functional Modes ......................................... 8
9 Application and Implementation ..................................... 9
  9.1 Application Information .......................................... 9
  9.2 Typical Application ............................................... 9
10 Power Supply Recommendations ................................... 10
11 Layout ................................................................ 11
  11.1 Layout Guidelines ................................................. 11
  11.2 Layout Example ................................................... 11
12 Device and Documentation Support ............................... 12
  12.1 Trademarks ......................................................... 12
  12.2 Electrostatic Discharge Caution ............................... 12
  12.3 Glossary ............................................................ 12
13 Mechanical, Packaging, and Orderable Information ............ 12

5 Revision History

Changes from Revision E (February 2015) to Revision F Page

• Add text to Typical Application ................................................................. 1

Changes from Revision D (September 2014) to Revision E Page

• Added clarification to HDMI data rates ....................................................... 1
• Added clarification to HDMI data rates ....................................................... 8

Changes from Revision C (January 2013) to Revision D Page

• Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ................................................................. 1
## 6 Pin Configuration and Functions

### Pin Functions

<table>
<thead>
<tr>
<th>NAME</th>
<th>NO.</th>
<th>TYPE</th>
<th>ESD</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V_SUPPLY</td>
<td>1</td>
<td>PWR</td>
<td>2 kV(1)</td>
<td>Current source for 5V_OUT.</td>
</tr>
<tr>
<td>LV_SUPPLY</td>
<td>2</td>
<td></td>
<td></td>
<td>Bias for CE/DDC/HOTPLUG level shifters.</td>
</tr>
<tr>
<td>GND, TMDS_GND</td>
<td>3, 5, 8, 11, 14, 25, 28, 31, 34, 36</td>
<td>GND</td>
<td>NA</td>
<td>TMDS ESD and parasitic GND return.</td>
</tr>
<tr>
<td>TMDS_D2+</td>
<td>4, 35</td>
<td></td>
<td>8 kV(2)</td>
<td>TMDS 0.8-pF ESD protection.</td>
</tr>
<tr>
<td>TMDS_D2–</td>
<td>6, 33</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_D1+</td>
<td>7, 32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_D1–</td>
<td>9, 30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_D0+</td>
<td>10, 29</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_D0–</td>
<td>12, 27</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_CK+</td>
<td>13, 26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_CK–</td>
<td>15, 24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CE_REMOTE_IN</td>
<td>16</td>
<td>IO</td>
<td>2 kV(1)</td>
<td>LV_SUPPLY referenced logic level into ASIC.</td>
</tr>
<tr>
<td>DDC_CLK_IN</td>
<td>17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DDC_DAT_IN</td>
<td>18</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HOTPLUG_DET_IN</td>
<td>19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HOTPLUG_DET_OUT</td>
<td>20</td>
<td>IO, ESD clamp</td>
<td>8 kV(2)</td>
<td>5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector.</td>
</tr>
<tr>
<td>DDC_DAT_OUT</td>
<td>21</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DDC_CLK_OUT</td>
<td>22</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CE_REMOTE_OUT</td>
<td>23</td>
<td>IO, ESD clamp</td>
<td>8 kV(2)</td>
<td>3.3 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector.</td>
</tr>
<tr>
<td>ESD_BYP</td>
<td>37</td>
<td>ESD Bypass</td>
<td>2 kV(1)</td>
<td>ESD bypass. This pin must be connected to a 0.1-µF ceramic capacitor.</td>
</tr>
<tr>
<td>5V_OUT</td>
<td>38</td>
<td>PWR</td>
<td>2 kV(1)</td>
<td>5-V regulator output</td>
</tr>
</tbody>
</table>

(1) Human-Body Model (HBM) per MIL-STD-833, Method 3015, \( C_{\text{DISCHARGE}} = 100 \text{ pF}, R_{\text{DISCHARGE}} = 1.5 \text{ k}\Omega \), 5V_SUPPLY and LV_SUPPLY within recommended operating conditions, GND = 0 V, and ESD_BYP (pin 37) and HOTPLUG_DET_OUT (pin 20) each bypassed with a 0.1-µF ceramic capacitor connected to GND.

(2) Standard IEC 61000-4-2, \( C_{\text{DISCHARGE}} = 150 \text{ pF}, R_{\text{DISCHARGE}} = 330 \text{ }\Omega \), 5V_SUPPLY and LV_SUPPLY within recommended operating conditions, GND = 0 V, and ESD_BYP (pin 37) and HOTPLUG_DET_OUT (pin 20) each bypassed with a 0.1-µF ceramic capacitor connected to GND.

(3) These two pins must be connected together inline on the PCB.

(4) This output can be connected to an external 0.1-µF ceramic capacitor, resulting in an increased ESD withstand voltage rating.
7 Specifications

7.1 Absolute Maximum Ratings\(^{(1)(2)}\)

Over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{5\text{V}_{\text{SUPPLY}}})</td>
<td>–0.3</td>
<td>6</td>
<td>V</td>
</tr>
<tr>
<td>(V_{\text{LV}_{\text{SUPPLY}}})</td>
<td>–0.5</td>
<td>6</td>
<td>V</td>
</tr>
<tr>
<td>(V_{I/O})</td>
<td>–0.5</td>
<td>6</td>
<td>V</td>
</tr>
<tr>
<td>(T_{\text{stg}})</td>
<td>–65</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

7.2 ESD Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{(ESD)}) Electrostatic discharge</td>
<td>±2000</td>
<td>V</td>
</tr>
<tr>
<td>Human body model (HBM), per MIL-STD-883, Method 3015, (R_{\text{DISCHARGE}} = 1.5 \text{ kΩ}^{(1)})</td>
<td>Pins 1, 2, 16–19, 37, 38</td>
<td></td>
</tr>
<tr>
<td>IEC 61000-4-2 Contact Discharge(^{(2)})</td>
<td>±8000</td>
<td></td>
</tr>
<tr>
<td>Pins 4, 7, 10, 13, 20–24, 27, 30, 33</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{A}) Operating free-air temperature</td>
<td>–40</td>
<td>85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>(5V_{\text{SUPPLY}}) Operating supply voltage</td>
<td>5</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(\text{LV}_{\text{SUPPLY}}) Bias supply voltage</td>
<td>1</td>
<td>3.3</td>
<td>5.5</td>
<td>V</td>
</tr>
</tbody>
</table>

7.4 Thermal Information

<table>
<thead>
<tr>
<th>THERMAL METRIC(^{(1)})</th>
<th>TPD12S521 (38 \text{ PINS})</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>(R_{\text{JA}}) Junction-to-ambient thermal resistance</td>
<td>83.6</td>
<td>°C/W</td>
</tr>
<tr>
<td>(R_{\text{JC(top)}}) Junction-to-case (top) thermal resistance</td>
<td>29.8</td>
<td></td>
</tr>
<tr>
<td>(R_{\text{JB}}) Junction-to-board thermal resistance</td>
<td>44.7</td>
<td></td>
</tr>
<tr>
<td>(\psi_{JT}) Junction-to-top characterization parameter</td>
<td>2.9</td>
<td></td>
</tr>
<tr>
<td>(\psi_{JB}) Junction-to-board characterization parameter</td>
<td>44.1</td>
<td></td>
</tr>
</tbody>
</table>

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{CC5}$ Operating supply current</td>
<td>$5\text{V_SUPPLY} = 5\text{ V}$</td>
<td>110</td>
<td>130</td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>$I_{CC3}$ Bias supply current</td>
<td>$LV_\text{SUPPLY} = 3.3\text{ V}$</td>
<td>1</td>
<td>5</td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>$V_{\text{DROP}}$ 5V_OUT overcurrent output drop</td>
<td>$5\text{V_SUPPLY} = 5\text{ V}, \Delta I_{\text{OUT}} = 55\text{ mA}$</td>
<td>150</td>
<td>200</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$I_{SC}$ 5V_OUT short-circuit current limit</td>
<td>$5\text{V_SUPPLY} = 5\text{ V}, 5\text{V_OUT} = \text{GND}$</td>
<td>90</td>
<td>135</td>
<td>175</td>
<td>mA</td>
</tr>
<tr>
<td>$I_{\text{OFF}}$ OFF-state leakage current, level-shifting NFET</td>
<td>$LV_\text{SUPPLY} = 0\text{ V}$</td>
<td>0.1</td>
<td>5</td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>$I_{\text{BACK DRIVE}}$ Current conducted from output pins to V_SUPPLY rails when powered down</td>
<td>$5\text{V_SUPPLY} &lt; V_{\text{CH_OUT}}$</td>
<td>0.1</td>
<td>5</td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>$V_{\text{ON}}$ Voltage drop across level-shifting NFET when ON</td>
<td>$LV_\text{SUPPLY} = 2.5\text{ V}, V_S = \text{GND}, I_{DS} = 3\text{ mA}$</td>
<td>75</td>
<td>95</td>
<td>140</td>
<td>mV</td>
</tr>
<tr>
<td>$V_F$ Diode forward voltage</td>
<td>$I_F = 8\text{ mA}, T_A = 25^\circ\text{C}$ (1)</td>
<td>0.85</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Top diode</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Bottom diode</td>
<td>0.85</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_C$ Channel clamp voltage at ±8 kV HBM ESD</td>
<td>$T_A = 25^\circ\text{C}$ (2)</td>
<td>Positive transients</td>
<td>9</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Negative transients</td>
<td>-9</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{\text{DYN}}$ Dynamic resistance</td>
<td>$I = 1\text{ A}, T_A = 25^\circ\text{C}$ (3)</td>
<td>Positive transients</td>
<td>3</td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td></td>
<td>Negative transients</td>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{LEAK}}$ TMDS channel leakage current</td>
<td>$T_A = 25^\circ\text{C}$ (1)</td>
<td>0.01</td>
<td>1</td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>$C_{\text{IN, TMDS}}$ TMDS channel input capacitance</td>
<td>$5\text{V_SUPPLY} = 5\text{ V}, \text{Measured at 1 MHz, V_BIAS} = 2.5\text{ V}$ (1)</td>
<td>0.8</td>
<td>1</td>
<td></td>
<td>$\text{pF}$</td>
</tr>
<tr>
<td>$\Delta C_{\text{IN, TMDS}}$ TMDS channel input capacitance matching</td>
<td>$5\text{V_SUPPLY} = 5\text{ V}, \text{Measured at 1 MHz, V_BIAS} = 2.5\text{ V}$ (4)</td>
<td>0.05</td>
<td></td>
<td></td>
<td>$\text{pF}$</td>
</tr>
<tr>
<td>$C_{\text{MUTUAL}}$ Mutual capacitance between signal pin and adjacent signal pin</td>
<td>$5\text{V_SUPPLY} = 0\text{ V}, \text{Measured at 1 MHz, V_BIAS} = 2.5\text{ V}$ (1)</td>
<td>0.07</td>
<td></td>
<td></td>
<td>$\text{pF}$</td>
</tr>
<tr>
<td>$C_{\text{IN}}$ Level-shifting input capacitance, capacitance to GND</td>
<td>$5\text{V_SUPPLY} = 0\text{ V}, \text{Measured at 100 KHz, V_BIAS} = 2.5\text{ V}$ (1)</td>
<td>DDC</td>
<td>3.5</td>
<td>4</td>
<td>$\text{pF}$</td>
</tr>
<tr>
<td></td>
<td>CEC</td>
<td>3.5</td>
<td>4</td>
<td></td>
<td>$\text{pF}$</td>
</tr>
<tr>
<td></td>
<td>HP</td>
<td>3.5</td>
<td>4</td>
<td></td>
<td>$\text{pF}$</td>
</tr>
</tbody>
</table>

(1) This parameter is specified by design and verified by device characterization
(2) Human-Body Model (HBM) per MIL-STD-883, Method 3015, $C_{\text{DISCHARGE}} = 100$ $\text{pF}, R_{\text{DISCHARGE}} = 1.5 \Omega$
(3) These measurements performed with no external capacitor on ESD\_BYP.
(4) Intrapair matching, each TMDS pair (i.e., $D_+, D_-$)
7.6 Typical Characteristics

Figure 1. Insertion Loss Performance Across Frequency

- DC Bias = 0 V
- DC Bias = 3.0 V
8 Detailed Description

8.1 Overview

The TPD12S521 is a single-chip ESD solution for the HDMI transmitter port. In many cases the core ICs, such as the scalar chipset, may not have robust ESD cells to sustain system-level ESD strikes. In these cases, the TPD12S521 provides the desired system-level ESD protection, such as the IEC61000-4-2 (Level 4) ESD, by absorbing the energy associated with the ESD strike.

While providing the ESD protection, the TPD12S521 adds little or no additional glitch in the high-speed differential signals (see Figure 5 and Figure 6). The high-speed TMDS lines add only 0.8-pF capacitance to the lines. In addition, the monolithic integrated circuit technology ensures that there is excellent matching between the two-signal pair of the differential line. This is a direct advantage over discrete ESD clamp solutions where variations between two different ESD clamps may significantly degrade the differential signal quality.

The low-speed control lines offer voltage-level shifting to eliminate the need for an external voltage level-shifter IC. The control line ESD clamps add 3.5-pF capacitance to the control lines. The 38-pin DBT package offers a seamless layout routing option to eliminate the routing glitch for the differential signal pairs.

The TPD12S521 provides an on-chip regulator with current output ratings of 55 mA at pin 38. This current enables HDMI receiver detection even when the receiver device is powered off. DBT package pitch (0.5 mm) matches with HDMI connector pitch. In addition, pin mapping follows the same order as the HDMI connector pin mapping.

8.2 Functional Block Diagram
8.3 Feature Description

8.3.1 Single-Chip ESD Solution for HDMI Driver
TPD12S521 provides a complete ESD protection scheme for an HDMI 1.4 compliant port. The monolithic integrated circuit technology ensures that there is excellent matching between the two-signal pair of the differential line. This is a direct advantage over discrete ESD clamp solutions where variations between two different ESD clamps may significantly degrade the differential signal quality. The 38-pin DBT package offers a seamless layout routing option to eliminate the routing glitch for the differential signal pair.

8.3.2 Supports All HDMI 1.3 and HDMI 1.4b Data Rates
The high-speed TMDS pins of the TPD12S521 add only 0.8 pF of capacitance to the TMDS lines. Excellent intra-pair capacitance matching of 0.05 pF provides ultra low intra-pair skew. Insertion loss -3 dB point > 3 GHz provides enough bandwidth to pass all HDMI 1.4b TMDS data rates.

8.3.3 Integrated Level Shifting for the Control Lines
The low-speed control lines offer voltage-level shifting to eliminate the need for an external voltage level-shifter IC. The control line ESD clamps add 3.5-pF capacitance to the control lines.

8.3.4 ±8-kV Contact ESD Protection on External Lines
In many cases, the core ICs, such as the scalar chipset, may not have robust ESD cells to sustain system-level ESD strikes. In these cases, the TPD12S521 provides the desired system-level ESD protection, such as the the IEC61000-4-2 (Level 4) ESD, by absorbing the energy associated with the ESD strike.

8.3.5 38-Pin TSSOP Provides Seamless Layout Option With HDMI Connector
The 38-pin DBT package offers seamless layout routing option to eliminate the routing glitch for the differential signal pair. DBT package pitch (0.5 mm) matches with HDMI connector pitch. In addition, pin mapping follows the same order as the HDMI connector pin mapping. This HDMI receiver port protection and interface device is specifically designed for next-generation HDMI transmitter protection.

8.3.6 Backdrive Protection
Backdrive protection is offered on the following pins: TMDS_D[2:0]+/–, TMDS_CK+/–, CE_REMOTE_OUT, DDC_DAT_OUT, DDC_CLK_OUT, HOTPLUG_DET_OUT.

8.3.7 Lead-Free Package
Lead-Free Package for RoHS Compliance.

8.3.8 On-Chip Current Regulator With 55-mA Current Output
The TPD12S521 provides an on-chip regulator with current output ratings of 55 mA at pin 38. This current enables HDMI receiver detection even when the receiver device is powered off.

8.4 Device Functional Modes
TPD12S521 is active with the conditions in the Recommended Operating Conditions met. The bi-directional voltage-level translators provide non-inverting level shifting from $V_{LV}$ on the system side to either 5V (for SDA, SCL, HPD), or 3.3 V (for CEC) on the connector side. Each connector side pin has an ESD clamp that triggers when voltages are above $V_{BR}$ or below the lower diode's $V_{f}$. During ESD events, voltages as high as ±8-kV (contact ESD) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below these trigger levels (usually within 10's of nano-seconds), these pins revert to a non-conductive state.
9 Application and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information
TPD12S521 provides IEC61000-4-2 Level 4 Contact ESD rating to the HDMI 1.4 transmitter port. Integrated voltage-level shifting reduces the board space needed to implement the control lines.

9.2 Typical Application
Refer to Figure 2 for a typical schematic for an HDMI 1.4 transmitter port protected with TPD12S521. The eight TMDS data lines (D2+/-, D1+/-, D0+/-, CLK+/-) each have two pins on TPD12S521 to connect to. The TMDS data lines flow through their respective pin pairs, attaching to the passive ESD protection circuitry. To block reverse current to the 3.3-V logic power rail, connect CEC_OUT to the 3.3-V logic level with a 27-kΩ pull-up resistor in series with a Schottky diode.

![Figure 2. TPD12S521 Configured With an HDMI 1.4 Transmitter Port](image)

9.2.1 Design Requirements
For this example, use the following table as input parameters:

<table>
<thead>
<tr>
<th>Design Parameters</th>
<th>Example Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage on 5V_SUPPLY</td>
<td>4.5 V - 5.5 V</td>
</tr>
<tr>
<td>Voltage on LV_SUPPLY</td>
<td>1.7 V - 1.9 V</td>
</tr>
</tbody>
</table>
9.2.2 Detailed Design Procedure

To begin the design process the designer needs to know the 5V_SUPPLY voltage range and the logic level, LV_SUPPLY, voltage range.

9.2.3 Application Curves

![Figure 3. HDMI 1.65Gbps Eye Diagram With TPD12S521 on a Test Board](image1)

![Figure 4. HDMI 1.65Gbps Eye Diagram Without TPD12S521 on a Test Board](image2)

![Figure 5. Test Board to Measure Eye Diagram for the TPD12S521 (Refer to Eye Diagram Plot)](image3)

10 Power Supply Recommendations

The designer needs to consider the requirement for the HDMI Transmitters Hot Plug Detect (HPD) scheme. If it is a requirement, then the $V_{IH}$ of HPD on the core scalar chip is the minimum voltage needed to detect a Hot Plug event. The minimum voltage requirement is $V_{5V\_SUPPLY} - V_{DROP\_MAX} - V_{DROP\_SYSTEM} - V_{ON\_MAX} > V_{IH}$ ⇒ $V_{5V\_SUPPLY} > V_{IH} + V_{DROP\_MAX} + V_{DROP\_SYSTEM} + V_{ON\_MAX}$; where $V_{DROP\_MAX}$ is the maximum voltage drop across TPD12S521’s current limiter, $V_{DROP\_SYSTEM}$ is the voltage drop across the path from Pin 38 of TPD12S521 through the sink and back to Pin 20, and $V_{ON\_MAX}$ is the maximum voltage drop across TPD12S521’s level shifting NFET when ON. Otherwise, TPD12S521 is a passive ESD protection device and there is no need to power it.
11 Layout

11.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

11.2 Layout Example

Use external and internal ground planes and stitch them together with VIAs as close to the GND pins of TPD12S521 as possible. This allows for a low impedance path to ground so that the device can properly dissipate an ESD event.
12 Device and Documentation Support

12.1 Trademarks
All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.3 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
# PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>PINS</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead/Ball Finish</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD12SS21DBTR</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>DBT</td>
<td>38</td>
<td>2000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 85</td>
<td>PN521</td>
<td></td>
</tr>
<tr>
<td>TPD12SS21DBTRG4</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>DBT</td>
<td>38</td>
<td>2000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 85</td>
<td>PN521</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE:** Product device recommended for new designs.
- **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
- **OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD12S521DBTR</td>
<td>TSSOP</td>
<td>DBT</td>
<td>38</td>
<td>2000</td>
<td>330.0</td>
<td>16.4</td>
<td>6.9</td>
<td>10.2</td>
<td>1.8</td>
<td>12.0</td>
<td>16.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*

---

**Note:**

- TAPE AND REEL INFORMATION is provided for the TPD12S521DBTR device with a TSSOP package, featuring 38 pins and SPQ 2000. The reel diameter is 330.0 mm, with a reel width of 16.4 mm, and various other dimensions are listed.

---

**Diagram:**

- **Reel Dimensions:**
  - Reel Diameter
  - Reel Width (W1)
- **Pocket Quadrants:**
  - Q1, Q2, Q3, Q4
- **User Direction of Feed:**
- **Sprocket Holes**
**TAPE AND REEL BOX DIMENSIONS**

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD12S521DBTR</td>
<td>TSSOP</td>
<td>DBT</td>
<td>38</td>
<td>2000</td>
<td>350.0</td>
<td>350.0</td>
<td>43.0</td>
</tr>
</tbody>
</table>
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated