

# TPD1E10B06-Q1 Automotive 12-pF, $\pm 5.5\text{-V}$ $\pm 30\text{-kV}$ , Single Channel ESD Protection Diode in 0402 and SOD-523 Package

## 1 Features

- AEC-Q101 qualified
- IEC 61000-4-2 Level 4 ESD protection
  - $\pm 30\text{-kV}$  contact discharge
  - $\pm 30\text{-kV}$  air-gap discharge
- ISO 10605 (330 pF, 330  $\Omega$ ) ESD protection
  - $\pm 8\text{-kV}$  contact discharge (DPY)
  - $\pm 15\text{-kV}$  air-gap discharge (DPY)
  - $\pm 25\text{-kV}$  contact discharge (DYA)
  - $\pm 25\text{-kV}$  air-gap discharge (DYA)
- IEC 61000-4-5 surge protection
  - 6 A (8/20  $\mu\text{s}$ )
- I/O capacitance 12 pF (typical)
- $R_{\text{DYN}}$ : 0.38  $\Omega$  (typical)
- DC breakdown voltage:  $\pm 6\text{ V}$  (minimum)
- Ultra low leakage current 100 nA (maximum)
- 10-V clamping voltage (typical at  $I_{\text{PP}} = 1\text{ A}$ )
- Industrial temperature range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Space-saving 0402 footprint
- Industry standard leaded SOD-523 package (1.6 mm  $\times$  0.8 mm  $\times$  0.65 mm)

## 2 Applications

- End equipment:
  - Head unit
  - Premium audio
  - External amplifier
  - Body control module
  - Gateway
  - Telematics
  - Camera module
- Interfaces:
  - Audio lines
  - Pushbuttons
  - Memory interface
  - GPIO

## 3 Description

The TPD1E10B06-Q1 device is a bidirectional TVS ESD protection diode in a small 0402 package convenient for space constrained applications and an industry standard leaded SOD-523 package that enables automatic optical inspection (AOI). The TPD1E10B06-Q1 is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard (Level 4) since ESD voltages can easily reach 5000 V, which is more than enough to damage many integrated circuits, but during extreme conditions the voltages can be significantly higher. For example, in a low humidity environment voltages can exceed 20,000 V.


The low dynamic resistance and low clamping voltage ensures system level protection against transient events, providing sufficient protection on designs that are exposed to ESD events. This device also features a 12-pF IO capacitance making it ideal for audio lines, push buttons, memory interfaces, or GPIOs.

This device is also available without automotive qualification: [TPD1E10B06](#).

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD1E10B06-Q1	X1SON (2)	0.6 mm $\times$ 1.00 mm
	SOD-523 (2)	0.80 mm $\times$ 1.2 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Schematic



## Table of Contents

<b>1 Features</b> .....	1	7.4 Device Functional Modes.....	9
<b>2 Applications</b> .....	1	<b>8 Application and Implementation</b> .....	10
<b>3 Description</b> .....	1	8.1 Application Information.....	10
<b>4 Revision History</b> .....	2	8.2 Typical Application.....	10
<b>5 Pin Configuration and Functions</b> .....	3	<b>9 Power Supply Recommendations</b> .....	12
<b>6 Specifications</b> .....	4	<b>10 Layout</b> .....	12
6.1 Absolute Maximum Ratings.....	4	10.1 Layout Guidelines.....	12
ESD Ratings - AEC Specification.....	4	10.2 Layout Example.....	12
6.2 ESD Ratings—IEC Specification.....	4	<b>11 Device and Documentation Support</b> .....	13
6.3 ESD Ratings—ISO Specification.....	4	11.1 Documentation Support.....	13
6.4 Recommended Operating Conditions.....	4	11.2 Receiving Notification of Documentation Updates..	13
6.5 Thermal Information.....	4	11.3 Support Resources.....	13
6.6 Electrical Characteristics.....	5	11.4 Trademarks.....	13
6.7 Typical Characteristics.....	6	11.5 Electrostatic Discharge Caution.....	13
<b>7 Detailed Description</b> .....	8	11.6 Glossary.....	13
7.1 Overview.....	8	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	13
7.2 Functional Block Diagram.....	8		
7.3 Feature Description.....	8		

## 4 Revision History

### Changes from Revision A (August 2016) to Revision B (February 2022)

	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Updated the <i>Features</i> section to include the DPY (X1SON) and DYA (SOD-523) package features.....	1
• Updated the <i>Description</i> section.....	1
• Added the DYA package details to the <i>Device Information</i> table.....	1
• Removed the TPD1E10B06 device from the <i>Device Information</i> table.....	1
• Added the DYA package to the <i>Pin Configuration and Functions</i> section.....	3
• Updated the <i>Overview</i> section.....	8
• Updated the <i>Functional Block Diagram</i> .....	8
• Updated the <i>Feature Description</i> section.....	8
• Updated the ISO 10605 ESD Protection section.....	8
• Updated the <i>Typical Application Schematic</i> figure.....	10
• Updated the <i>Related Documentation</i> section.....	13

### Changes from Revision \* (August 2016) to Revision A (August 2016)

	Page
• Changed device status from <i>Product Preview</i> to <i>Production Data</i> .....	1

## 5 Pin Configuration and Functions




Figure 5-1. DPY Package, 2-Pin X1SON (Top View)




Figure 5-2. DYA Package, 2-Pin SOD-523 (Top View)

Table 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	IO	I/O	ESD Protected I/O. Connect other pin to ground
2	IO		

(1) I = input, O = output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Peak pulse	IEC 61000-4-5 power ( $t_p - 8/20 \mu s$ ) at 25°C		90	W
	IEC 61000-4-5 current ( $t_p - 8/20 \mu s$ ) at 25°C		6	A
$T_A$	Operating free-air temperature	-40	125	°C
$T_{stg}$	Storage temperature	-65	155	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### ESD Ratings - AEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge - DPY	Human body model (HBM), per AEC Q100-002	±2500	V
		Charged device model (CDM), per AEC Q100-011	±1000	V
$V_{(ESD)}$	Electrostatic discharge - DYA	Human body model (HBM), per AEC Q101-001	±2500	V
		Charged device model (CDM), per AEC Q101-005	±1000	V

### 6.2 ESD Ratings—IEC Specification

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±30000	V
		IEC 61000-4-2 Air-gap Discharge, all pins	±30000	

### 6.3 ESD Ratings—ISO Specification

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	ISO 10605, 330-pF, 330-Ω (DPY)	Air-gap discharge	± 15000	V
$V_{(ESD)}$	Electrostatic discharge	ISO 10605, 330-pF, 330-Ω (DPY)	Contact discharge	± 8000	V
$V_{(ESD)}$	Electrostatic discharge	ISO 10605, 330-pF, 330-Ω (DYA)	Air-gap discharge	± 25000	V
$V_{(ESD)}$	Electrostatic discharge	ISO 10605, 330-pF, 330-Ω (DYA)	Contact discharge	± 25000	V

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Operating voltage	Pin 1 to 2 or Pin 2 to 1	-5.5		5.5	V
$T_A$	Operating free-air temperature	-40		125	°C

### 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DPY (X1SON)	DYA (SOD523)	UNIT
		2 PINS	2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	615.5	730.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	404.8	413.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	493.3	497.7	°C/W

## 6.5 Thermal Information (continued)

THERMAL METRIC <sup>(1)</sup>		DPY (X1SON)	DYA (SOD523)	UNIT
		2 PINS	2 PINS	
$\Psi_{JT}$	Junction-to-top characterization parameter	127.7	129.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	493.3	491.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	162	-	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{RWM}$	Reverse stand-off voltage	Pin 1 to 2 or Pin 2 to 1			5.5	V
$I_{LEAK}$	Leakage current	Pin 1 = 5 V, Pin 2 = 0 V			100	nA
$V_{Clamp1,2}$	Clamp voltage with surge strike on pin 1, pin 2 grounded.	$I_{PP} = 1\text{ A}$ , $t_p = 8/20\ \mu\text{s}$ <sup>(2)</sup>		10		V
$V_{Clamp1,2}$	Clamp voltage with surge strike on pin 1, pin 2 grounded.	$I_{PP} = 5\text{ A}$ , $t_p = 8/20\ \mu\text{s}$ <sup>(2)</sup>		14		V
$V_{Clamp2,1}$	Clamp voltage with surge strike on pin 2, pin 1 grounded.	$I_{PP} = 1\text{ A}$ , $t_p = 8/20\ \mu\text{s}$ <sup>(2)</sup>		8.5		V
$V_{Clamp2,1}$	Clamp voltage with surge strike on pin 2, pin 1 grounded.	$I_{PP} = 5\text{ A}$ , $t_p = 8/20\ \mu\text{s}$ <sup>(2)</sup>		14		V
$R_{DYN}$	Dynamic resistance	Pin 1 to Pin 2 <sup>(1)</sup>		0.32		$\Omega$
		Pin 2 to Pin 1 <sup>(1)</sup>		0.38		
$C_{IO}$	I/O capacitance	$V_{IO} = 2.5\text{ V}$ ; $f = 1\text{ MHz}$		12		pF
$V_{BR1,2}$	Break-down voltage, pin 1 to pin 2	$I_{IO} = 1\text{ mA}$	6			V
$V_{BR2,1}$	Break-down voltage, pin 2 to pin 1	$I_{IO} = 1\text{ mA}$	6			V

- (1) Extraction of  $R_{DYN}$  using least squares fit of TLP characteristics between  $I_{PP} = 10\text{ A}$  and  $I_{PP} = 20\text{ A}$ .  
(2) Nonrepetitive current pulse 8 to 20  $\mu\text{s}$  exponentially decaying waveform according to IEC 61000-4-5

## 6.7 Typical Characteristics




Figure 6-1. IEC 61000-4-2 Clamp Voltage +8-kV Contact ESD




Figure 6-2. IEC 61000-4-2 Clamp Voltage -8-kV Contact ESD




Figure 6-3. Transmission Line Pulse (TLP) Waveform Pin 1 to Pin 2




Figure 6-4. Transmission Line Pulse (TLP) Waveform Pin 2 to Pin 1




Figure 6-5. IV Curve






Figure 6-6. Positive Surge Waveform (8/20  $\mu$ s)


### 6.7 Typical Characteristics (continued)



**Figure 6-7. Negative Surge Waveform (8/20  $\mu$ s)**



**Figure 6-8. Pin Capacitance Across  $V_{BIAS}$**



**Figure 6-9. Insertion Loss**


## 7 Detailed Description

### 7.1 Overview

The TPD1E10B06-Q1 is a single-channel ESD TVS diode in a 0402 package convenient for space constrained applications and an industry standard SOD-523 package. This TVS protection product offers  $\pm 30$ -kV IEC air-gap,  $\pm 30$ -kV contact ESD protection, and has an ESD clamp circuit with a back-to-back TVS diode for bipolar or bidirectional signal support. The 12-pF line capacitance of this ESD protection diode is suitable for a wide range of applications supporting data rates up to 400 Mbps.

Typical application of this ESD protection product is the circuit protection for audio lines, push buttons, memory interfaces, and general-purpose I/O ports. This ESD clamp is a good fit for the protection of the end equipments such as head units, premium audio, external amplifiers, and many other automotive applications.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

The TPD1E10B06-Q1 is a bidirectional TVS with high ESD protection level. This device protects the circuit from ESD strikes up to  $\pm 30$ -kV contact and  $\pm 30$ -kV air-gap specified in the IEC 61000-4-2 Level 4 international standard. The device can also handle up to 6-A surge current (IEC 61000-4-5 8/20  $\mu$ s). The I/O capacitance of 12 pF supports a data rate up to 400 Mbps. This clamping device has a small dynamic resistance, which makes the clamping voltage low when the device is actively protecting other circuits. For example, the clamping voltage is only 10 V when the device is taking 1-A transient current. The breakdown is bidirectional so that this protection device is a good fit for GPIO and especially audio lines which carry bidirectional signals. Low leakage allows the diode to conserve power when working below the  $V_{RWM}$ . The industrial temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  makes this ESD device work at extensive temperatures in most environments. The space-saving 0402 package can fit into many flexible spaces, whereas in the leaded SOD-523 package is good for applications requiring automatic optical inspection (AOI).

#### 7.3.1 AEC-Q101 Qualified

This device is qualified to AEC-Q101 standards and is qualified to operate from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

#### 7.3.2 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to  $\pm 30$ -kV contact and  $\pm 30$ -kV air according to the IEC 61000-4-2 standard. An ESD-surge clamp diverts the current to ground.

#### 7.3.3 ISO 10605 ESD Protection

The I/O pins can withstand ESD events at least  $\pm 25$ -kV contact and  $\pm 25$ -kV air in the leaded SOD-523 package according to the ISO 10605 (330 pF, 330  $\Omega$ ) standard. An ESD-surge clamp diverts the current to ground.

#### 7.3.4 IEC 61000-4-5 Surge Protection

The IO pins can withstand surge events up to 6 A (8/20  $\mu$ s waveform). An ESD-surge clamp diverts this current to ground.

#### 7.3.5 IO Capacitance

The capacitance between the I/O pins is 12 pF. This capacitance support data rates up to 400 Mbps.

#### 7.3.6 Dynamic Resistance

The IO pins feature an ESD clamp that has a low  $R_{DYN}$  of 0.32  $\Omega$  (Pin 1 to Pin 2) and 0.38  $\Omega$  (Pin 2 to Pin 1) which prevents system damage during ESD events.



### 7.3.7 DC Breakdown Voltage

The DC breakdown voltage between the IO pins is a minimum of 6 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of 5.5 V.

### 7.3.8 Ultra Low Leakage Current

The IO pins feature an ultra-low leakage current of 100 nA (maximum) with a bias of 5 V.

### 7.3.9 Clamping Voltage

The IO pins feature an ESD clamp that is capable of clamping the voltage to 10 V ( $I_{PP} = 1$  A) and 14V ( $I_{PP} = 5$  A).

### 7.3.10 Industrial Temperature Range

This device features an industrial operating range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

### 7.3.11 Space-Saving Footprint

This device features a space-saving, industry standard 0402 footprint.

## 7.4 Device Functional Modes

The TPD1E10B06-Q1 is a passive clamp that has low leakage during normal operation when the voltage between pin 1 and pin 2 is below  $V_{RWM}$  and activates when the voltage between pin 1 and pin 2 goes above  $V_{BR}$ . During IEC ESD events, transient voltages as high as  $\pm 30$  kV can be clamped between the two pins. When the voltages on the protected lines fall below the trigger voltage, the device reverts back to the low leakage passive state.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

When a system contains a human interface connector, the system becomes vulnerable to large system-level ESD strikes that standard ICs cannot survive. TVS ESD protection diodes are typically used to suppress ESD at these connectors. The TPD1E10B06-Q1 is a single-channel ESD protection device containing back-to-back TVS diodes, which is typically used to provide a path to ground for dissipating ESD events on bidirectional signal lines between a human interface connector and a system. As the current from ESD passes through the device, only a small voltage drop is present across the diode structure. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a tolerable level to the protected IC.

### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

For this design example, the two TPD1E10B06-Q1s are used to protect left and right audio channels. For this audio application, the system parameters shown in Table 8-1 are known.

Table 8-1. Design Parameters

DESIGN PARAMETER	VALUE
Audio amplifier class	AB
Audio signal voltage range	-3 V to 3 V
Audio frequency content	20 Hz to 20 kHz
Required IEC 61000-4-2 ESD protection	±20-kV contact, ±25-kV air-gap

#### 8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must make sure:



- Voltage range on the protected line must not exceed the reverse standoff voltage of the TVS diode(s) ( $V_{RWM}$ )
- Operating frequency is supported by the I/O capacitance  $C_{IO}$  of the TVS diode
- IEC 61000-4-2 protection requirement is covered by the IEC performance of the TVS diode

For this application, the audio signal voltage range is  $-3\text{ V}$  to  $3\text{ V}$ . The  $V_{RWM}$  for the TVS is  $-5.5\text{ V}$  to  $5.5\text{ V}$ ; therefore, the bidirectional TVS does not break down during normal operation, and therefore normal operation of the audio signal is not effected because of the signal voltage range. In this application, a bidirectional TVS like TPD1E10B06-Q1 is required.

Next, consider the frequency content of this audio signal. In this application with the class AB amplifier, the frequency content is from  $20\text{ Hz}$  to  $20\text{ kHz}$ ; ensure that the TVS I/O capacitance does not distort this signal by filtering it. With the TPD1E10B06-Q1 typical capacitance of  $12\text{ pF}$ , which leads to a typical 3-dB bandwidth of  $400\text{ MHz}$ , this diode has sufficient bandwidth to pass the audio signal without distorting it.

Finally, the human interface in this application requires above standard Level 4 IEC 61000-4-2 system-level ESD protection ( $\pm 20\text{-kV}$  Contact,  $\pm 25\text{-kV}$  Air-Gap). A standard TVS cannot survive this level of IEC ESD stress. However, the TPD1E10B06-Q1 can survive at least  $\pm 30\text{-kV}$  Contact/  $\pm 30\text{-kV}$  Air-Gap. Therefore, the device can provide sufficient ESD protection for the interface, even though the requirements are stringent. For any TVS diode to provide the full range of ESD protection capabilities, as well as to minimize the noise and EMI disturbances the board will see during ESD events, a system designer must use proper board layout of their TVS ESD protection diodes. See [Section 10](#) for instructions on properly laying out TPD1E10B06-Q1.

### 8.2.3 Application Curves



## 9 Power Supply Recommendations

This device is a passive TVS diode-based ESD protection device, therefore there is no requirement to power it. Take care to make sure that the maximum voltage specifications for each pin are not violated.

## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.
- If pin 1 or pin 2 is connected to ground, use a thick and short trace for this return path.

### 10.2 Layout Example




Figure 10-1. Layout Recommendation

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [ESD Layout Guide user's guide](#)
- Texas Instruments, [ESD Protection Diodes EVM user's guide](#)
- Texas Instruments, [Generic ESD Evaluation Module user's guide](#)
- Texas Instruments, [Reading and Understanding an ESD Protection data sheet](#)
- Texas Instruments, [TPD1E10B06-Q1 Evaluation Module user's guide](#)

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD1E10B06DYARQ1	ACTIVE	SOT-5X3	DYA	2	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	1KG	<a href="#">Samples</a>
TPD1E10B06QDPYRQ1	ACTIVE	X1SON	DPY	2	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4M	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPD1E10B06-Q1 :**

- Catalog : [TPD1E10B06](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD1E10B06DYARQ1	SOT-5X3	DYA	2	3000	178.0	9.5	0.5	1.94	0.73	2.0	8.0	Q1
TPD1E10B06QDPYRQ1	X1SON	DPY	2	10000	180.0	9.5	0.73	1.13	0.5	2.0	8.0	Q1




**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD1E10B06DYARQ1	SOT-5X3	DYA	2	3000	210.0	200.0	42.0
TPD1E10B06QDPYRQ1	X1SON	DPY	2	10000	189.0	185.0	36.0

DPY (R-PX1SON-N2)


PLASTIC SMALL OUTLINE NO-LEAD



4211012/D 08/14


- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - This drawing is subject to change without notice.
  - SON (Small Outline No-Lead) package configuration.

DPY0002A



**PACKAGE OUTLINE**  
**X1SON - 0.45 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



4224561/B 03/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:60X



SOLDER MASK DETAILS

4224561/B 03/2021

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DPY0002A

X1SON - 0.45 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:60X

4224561/B 03/2021

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DYA0002A



# PACKAGE OUTLINE

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



4224978/B 09/2021

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEITA SC-79 registration except for package height

# EXAMPLE BOARD LAYOUT


DYA0002A

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDEMASK DETAILS

4224978/B 09/2021

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DYA0002A

SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4224978/B 09/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated