LOW-CAPACITANCE 2-CHANNEL ±15-kV ESD-PROTECTION ARRAY
FOR HIGH-SPEED DATA INTERFACES
Check for Samples: TPD2E001-Q1

FEATURES
• Qualified for Automotive Applications
• ESD Protection Exceeds
  – ±15-kV Human-Body Model (HBM)
  – ±8-kV IEC 61000-4-2 Contact Discharge
  – ±15-kV IEC 61000-4-2 Air-Gap Discharge
• Low 1.5-pF Input Capacitance
• Low 1-nA (Max) Leakage Current
• 0.9-V to 5.5-V Supply-Voltage Range
• Two-Channel Device
• Space-Saving DRL Package
• Alternate 3-, 4-, 6-Channel Options Available: TPD3E001, TPD4E001, and TPD6E001

APPLICATIONS
• USB 2.0
• Ethernet
• FireWire™
• Video
• Cell Phones
• SVGA Video Connections
• Glucose Meters

DESCRIPTION/ORDERING INFORMATION
The TPD2E001 is a low-capacitance ±15-kV ESD-protection diode array designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair of diodes that steer ESD current pulses to VCC or GND. The TPD2E001 protects against ESD pulses up to ±15-kV Human-Body Model (HBM), ±8-kV Contact Discharge, and ±15-kV Air-Gap Discharge, as specified in IEC 61000-4-2. This device has a 1.5-pF capacitance per channel, making it ideal for use in high-speed data IO interfaces.

The TPD2E001 is a two-channel device intended for USB and USB 2.0 applications.

The TPD2E001 is available in the DRL package and is specified for –40°C to 85°C operation.

<table>
<thead>
<tr>
<th>TA</th>
<th>PACKAGE</th>
<th>ORDERABLE PART NUMBER</th>
<th>TOP-SIDE MARKING</th>
</tr>
</thead>
<tbody>
<tr>
<td>–40°C to 85°C</td>
<td>SOT-533 – DRL</td>
<td>TPD2E001IDRLRQ1</td>
<td>OEQ</td>
</tr>
</tbody>
</table>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FireWire is a trademark of Apple Computer, Inc.
LOGIC BLOCK DIAGRAM

PIN DESCRIPTION

<table>
<thead>
<tr>
<th>NO.</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>3, 5</td>
<td>IOx</td>
<td>ESD-protected channel</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>1</td>
<td>VCC</td>
<td>Power-supply input. Bypass VCC to GND with a 0.1-μF ceramic capacitor.</td>
</tr>
<tr>
<td>2</td>
<td>N.C.</td>
<td>No connection. Not internally connected.</td>
</tr>
<tr>
<td></td>
<td>EP</td>
<td>Exposed pad. Connect to GND.</td>
</tr>
</tbody>
</table>
### ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{CC} )</td>
<td>–0.3</td>
<td>7 V</td>
<td></td>
</tr>
<tr>
<td>( V_{IO} )</td>
<td>–0.3</td>
<td>( V_{CC} + 0.3 ) V</td>
<td></td>
</tr>
<tr>
<td>( T_{stg} ) Storage temperature range</td>
<td>–65</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>( T_J ) Junction temperature</td>
<td>150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Bump temperature (soldering)</td>
<td>Infrared (15 s)</td>
<td>220</td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td>Vapor phase (60 s)</td>
<td>215</td>
<td>°C</td>
</tr>
<tr>
<td>Lead temperature (soldering, 10 s)</td>
<td>300</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability.

### ELECTRICAL CHARACTERISTICS

\( V_{CC} = 5 \text{ V ± 10\%}, \ T_A = -40 \text{°C to 85\°C} \) (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP⁽¹⁾</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{CC} )</td>
<td>Supply voltage</td>
<td>0.9</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Supply current</td>
<td>1</td>
<td>120 nA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_F )</td>
<td>Diode forward voltage</td>
<td>( I_F = 10 \text{ mA} )</td>
<td>0.85</td>
<td>0.95</td>
<td>V</td>
</tr>
<tr>
<td>( V_{BR} )</td>
<td>Breakdown Voltage</td>
<td>( I_{BR} = 10 \text{mA} )</td>
<td>11</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_C )</td>
<td>Channel clamp voltage⁽²⁾</td>
<td>( T_A = 25 \text{°C, ±15-kV HBM,} ) ( I_F = 10 \text{ A} )</td>
<td>Positive transients</td>
<td>( V_{CC} + 25 ) V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( T_A = 25 \text{°C, ±8-kV Contact Discharge} ) ( I_F = 24 \text{ A} )</td>
<td>Positive transients</td>
<td>( V_{CC} + 50 ) V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( T_A = 25 \text{°C, ±15-kV Air-Gap Discharge} ) ( I_F = 45 \text{ A} )</td>
<td>Positive transients</td>
<td>( V_{CC} + 100 ) V</td>
<td></td>
</tr>
<tr>
<td>( I_{Io} )</td>
<td>Channel leakage current⁽²⁾</td>
<td>( V_{Io} = \text{GND to V}_{CC} )</td>
<td>( ±1 ) nA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( C_{i/o} )</td>
<td>Channel input capacitance</td>
<td>( V_{CC} = 5 \text{ V, Bias of V}_{CC}/2 )</td>
<td>1.5</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>

⁽¹⁾ Typical values are at \( V_{CC} = 5 \text{ V} \) and \( T_A = 25 \text{°C} \)

⁽²⁾ Not production tested

### ESD PROTECTION

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TYP</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>HBM</td>
<td>±15</td>
<td>kV</td>
</tr>
<tr>
<td>IEC 61000-4-2 Contact Discharge</td>
<td>±8</td>
<td>kV</td>
</tr>
<tr>
<td>IEC 61000-4-2 Air-Gap Discharge</td>
<td>±15</td>
<td>kV</td>
</tr>
</tbody>
</table>

Copyright © 2009, Texas Instruments Incorporated
TYPICAL OPERATING CHARACTERISTICS

IO CAPACITANCE

versus

IO VOLTAGE

(V_{CC} = 5.0 V)

IO LEAKAGE CURRENT

versus

TEMPERATURE

(V_{CC} = 5.5 V)
Detailed Description

When placed near the connector, the TPD2E001 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD2E001 ensures that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, the following layout/design guidelines should be followed:

1. Place the TPD2E001 solution close to the connector. This allows the TPD2E001 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.
2. Place a 0.1-μF capacitor very close to the V\textsubscript{CC} pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.
3. Make sure that there is enough metallization for the V\textsubscript{CC} and GND loop. During normal operation, the TPD2E001 consumes nA leakage current. But during the ESD event, V\textsubscript{CC} and GND may see 15 A to 30 A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.
4. Leave the unused IO pins floating.
5. The V\textsubscript{CC} pin can be connected in two different ways:
   (a) If the V\textsubscript{CC} pin is connected to the system power supply, the TPD2E001 works as a transient suppressor for any signal swing above V\textsubscript{CC} + V\textsubscript{F}. A 0.1-μF capacitor on the device V\textsubscript{CC} pin is recommended for ESD bypass.
   (b) If the V\textsubscript{CC} pin is not connected to the system power supply, the TPD2E001 can tolerate higher signal swing in the range up to 10 V. Please note that a 0.1-μF capacitor is still recommended at the V\textsubscript{CC} pin for ESD bypass.
# PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan</th>
<th>Lead finish/Ball material</th>
<th>MSL Peak Temp</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD2E001DRLRQ1</td>
<td>ACTIVE</td>
<td>SOT-5X3</td>
<td>DRL</td>
<td>5</td>
<td>4000</td>
<td>RoHS &amp; Green</td>
<td>NIPDAUAG</td>
<td>Level-1-260C-UNLIM</td>
<td>-40 to 85</td>
<td>OEQ</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:
- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBsolete**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer**: The information provided on this page represents TI’s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPD2E001-Q1**
NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
## TAPE AND REEL INFORMATION

### TAPE DIMENSIONS

*C* All dimensions are nominal

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin 1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD2E001DRLRQ1</td>
<td>SOT-5X3</td>
<td>DRL</td>
<td>5</td>
<td>4000</td>
<td>180.0</td>
<td>8.4</td>
<td>1.78</td>
<td>1.78</td>
<td>0.69</td>
<td>4.0</td>
<td>8.0</td>
<td>Q3</td>
</tr>
</tbody>
</table>

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

---

Pack Materials-Page 1
### TAPE AND REEL BOX DIMENSIONS

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPD2E001DRLRQ1</td>
<td>SOT-5X3</td>
<td>DRL</td>
<td>5</td>
<td>4000</td>
<td>183.0</td>
<td>183.0</td>
<td>20.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD-1
NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated