







TPS22965-Q1


TPS22965x-Q1 5.5-V, 4-A, 16-mΩ On-Resistance Automotive Load Switch

1 Features

- Qualified for automotive applications
 - AEC-Q100 qualified
 - Device temperature grade 2: –40°C to +105°C (TPS22965-Q1, TPS22965N-Q1)
 - Device temperature grade 1: –40°C to +125°C (TPS22965W-Q1, TPS22965NW-Q1)
 - Device HBM ESD classification level 3A
 - Device CDM ESD classification level C6
- **Functional Safety-Capable**
 - Documentation available to aid functional safety system design
- Integrated single channel load switch
- Input voltage range: 0.8 V to 5.5 V
- Ultra-low on resistance (R_{ON})
 - $R_{ON} = 16 \text{ m}\Omega \text{ at } V_{IN} = 5 \text{ V } (V_{BIAS} = 5 \text{ V})$
 - $R_{ON} = 16 \text{ m}\Omega \text{ at } V_{IN} = 3.6 \text{ V } (V_{BIAS} = 5 \text{ V})$
 - $-R_{ON} = 16 \text{ m}\Omega \text{ at } V_{IN} = 1.8 \text{ V } (V_{BIAS} = 5 \text{ V})$
- 4-A maximum continuous switch current
- Low quiescent current (50 µA)
- Low control input threshold enables use of 1.2-, 1.8-, 2.5- and 3.3-V logic
- Configurable rise time
- Quick Output Discharge (QOD) (TPS22965-Q1 and TPS22965W-Q1 only)
- WSON 8-pin package with thermal pad

2 Applications

- Automotive electronics
- Infotainment
- ADAS (Advanced Driver Assistance Systems)



Simplified Schematic

3 Description


The TPS22965x-Q1 is a small, ultra-low-R_{ON}, singlechannel load switch with controlled turn-on. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 4 A. The VOUT rise time is configurable so that inrush current can be reduced. The TPS22965-Q1 and TPS22965W-Q1 devices include a 225-Ω on-chip load resistor for quick output discharge when the switch is turned off.

The TPS22965x-Q1 devices are available in a small, space-saving 2-mm × 2-mm 8-pin WSON package (DSG0008A) with integrated thermal pad allowing for high power dissipation. The TPS22965-Q1 and TPS22965N-Q1 devices are characterized for operation over the free-air temperature range of -40°C to 105°C. Furthermore, the TPS22965W-Q1 and TPS22965NW-Q1 devices feature wettable flanks in the same WSON package (DSG0008B) and it is characterized for operation over the free-air temperature range of -40°C to +125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22965-Q1	DSG0008A	
TPS22965N-Q1	WSON (8)	2.00 mm × 2.00 mm
TPS22965W-Q1	DSG0008B	2.00 11111 ^ 2.00 11111
TPS22965NW-Q1	WSON (8)	

For all available packages, see the orderable addendum at the end of the data sheet.



 R_{ON} vs V_{IN} ($V_{BIAS} = 5$ V, $I_{OUT} = -200$ mA)



Table of Contents

Modesationationationa	17 18 19 21 21
ation	18 19 21 21
ation	18 19 21 21
nmendations	19 21 21
nmendations2	21 21
2	21
	۷1
2	
ation2	21
tation Support	22
pport2	22
tion of Documentation Updates2	
s2	22
2	22
arge Caution2	22
	22
֝֝֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜	ation

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (December 2019) to Revision E (July 2022)	Page
Updated the numbering format for tables, figures and cross-references throughout the document	1
Added the word "Automotive" to the document title	1
Updated the ESD Ratings table for automotive devices	4
• Added line item in the Recommended Operating Conditions table for VIL voltage at VBIAS = 2 V to 2.5	
 Added line item in Electrical Characteristics—V_{BIAS} = 2 V to 2.5 V for QOD resistance at VBIAS = 2 V 	<mark>7</mark>
Expanded VBIAS minimum rating from 2.5 V to 2 V	7
Changes from Revision C (September 2016) to Revision D (December 2019)	Page
Added Functional safety capable link to the <i>Features</i> section	1
Changes from Revision B (December 2015) to Revision C (September 2016)	Page
Added package designators in the <i>Description</i> section and <i>Thermal Information</i> table	1
Changes from Revision A (June 2015) to Revision B (December 2015)	Page
Updated status of TPS22965W-Q1 part to ACTIVE	1
Added 125°C temperature performance to typical AC timing parameters	
Changes from Revision * (April 2014) to Revision A (June 2015)	Page
Added TPS22965N-Q1 part number.	1
Updated Thermal Information table	
Updated typical AC timing parameters (tables, graphs and scope captures)	12



5 Device Comparison Table

DEVICE	R _{ON} AT 3.3 V (TYP)	QUICK OUTPUT DISCHARGE	PACKAGE WITH WETTABLE FLANKS	MAXIMUM OUTPUT CURRENT	TEMPERATURE RANGE
TPS22965-Q1	16 mΩ	Yes	No	4 A	–40°C to +105°C
TPS22965N-Q1	16 mΩ	No	No	4 A	-40°C to +105°C
TPS22965W-Q1	16 mΩ	Yes	Yes	4 A	–40°C to +125°C
TPS22965NW-Q1	16 mΩ	No	Yes	4 A	–40°C to +125°C

6 Pin Configuration and Functions




Figure 6-1. DSG Package 8-Pin WSON with Exposed Thermal Pad Top View

Table 6-1. Pin Functions

	PIN		DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	VIN I		Switch input. Input bypass capacitor recommended for minimizing V _{IN} dip. Must be connected to
2			Pin 1 and Pin 2. See the <i>Application and Implementation</i> section for more information
3	ON	I	Active high switch control input. Do not leave floating
4	VBIAS	1	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2 V to 5.5 V. See the <i>Application and Implementation</i> section for more information
5	GND	_	Device ground
6	СТ	0	Switch slew rate control. Can be left floating. See the <i>Application and Implementation</i> section for more information
7	VOUT	0	Cuitab autaut
8	VO01	U	Switch output
_	Thermal pad	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the <i>Layout</i> section for layout guidelines



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT (2)
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V _{BIAS}	Bias voltage	-0.3	6	V
V _{ON}	On voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		4	Α
I _{PLS}	Maximum pulsed switch current, pulse < 300 μs, 2% duty cycle		6	Α
TJ	Maximum junction temperature		150	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V Flactrostatic discharge	Human body model (HBM), per AEC Q100- 002 ⁽¹⁾ HBM classification level 3A	±4000	N/	
v(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per AEC Q100- 011 CDM classification level C6	±1500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Input voltage		0.8	V _{BIAS}	V
V _{BIAS}	Bias voltage		2	5.5	V
V _{ON}	ON voltage		0	5.5	V
V _{OUT}	Output voltage			V_{IN}	V
V _{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	1.2	5.5	V
.,		V _{BIAS} = 2.5 V to 5.5 V	0	0.5	V
V _{IL}	Low-level input voltage, ON	V _{BIAS} = 2 V to 2.5 V	0	0.45	V
C _{IN}	Input capacitor		1 (1)		μF
_	Operating free air temperature (2)	TPS22965N-Q1, TPS22965-Q1	-40	105	°C
T _A	Operating free-air temperature (2)	TPS22965NW-Q1, TPS22965W-Q1	-40	125	C

⁽¹⁾ See the Application and Implementation section.

Product Folder Links: TPS22965-Q1

⁽²⁾ All voltage values are with respect to network ground pin.

⁽²⁾ In applications where high power dissipation, poor package thermal resistance is present, the maximum ambient temperature can be derated. Maximum ambient temperature $[T_{A(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application $[P_{D(max)}]$, and the junction-to-ambient thermal resistance of the part, package in the application $(R_{J\theta A})$, as given by the following equation: $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$.



7.4 Thermal Information

		TPS22965-Q1, TPS22965N-Q1	TPS22965W-Q1, TPS22965NW-Q1	
	THERMAL METRIC ⁽¹⁾	DSG0008A (WSON)	DSG0008B (WSON)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	72.3	67.6	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	96.1	95	°C/W
R _{0JB}	Junction-to-board thermal resistance	42.1	37.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.3	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.5	37.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	13.2	8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics— $V_{BIAS} = 5 V$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $\text{T}_{\text{A}} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS		T _A	MIN TYP	MAX	UNIT
POWER S	UPPLIES AND CURRENTS				1		
1 1/	V guissaant aurrant	I _{OUT} = 0 mA,		–40°C to +105°C	50	75	
$I_Q V_{BIAS}$	V _{BIAS} quiescent current	$V_{IN} = V_{ON} = V_{BIAS} =$	5 V	-40°C to +125°C	50	75	μA
	V shutdown current	V = CND V =	V _{ON} = GND, V _{OUT} = 0 V			2	
$I_{SD} V_{BIAS}$	V _{BIAS} shutdown current	V _{ON} – GND, V _{OUT} –				2	μA
		V _{ON} = GND, V _{OUT} = 0 V	V _{IN} = 5 V	–40°C to +105°C	0.2	8	
				-40°C to +125°C		36	- μΑ
			V _{IN} = 3.3 V	–40°C to +105°C	0.02	3	
1 1/	\/ off state oursely ourselt			–40°C to +125°C		13	
$I_{SD} V_{IN}$	V _{IN} off-state supply current		\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	–40°C to +105°C	0.01	2	
			V _{IN} = 1.8 V	–40°C to +125°C		6	
			V = 0.0 V	–40°C to +105°C	0.005	1	
		VII	$V_{IN} = 0.8 V$	-40°C to +125°C		4	
	ON pip input lookaga surrent	V - 5 5 V		–40°C to +105°C		0.5	
I _{ON}	ON pin input leakage current	$V_{ON} = 5.5 \text{ V}$		-40°C to +125°C		0.5	μA



7.5 Electrical Characteristics— $V_{BIAS} = 5 V$ (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $\text{T}_{\text{A}} = 25^{\circ}\text{C}$.

	alues are for T _A = 25°C. PARAMETER	TEST CON	DITIONS	T _A	MIN	TYP	MAX	UNIT
RESISTAI	NCE CHARACTERISTICS							
				25°C		16	23	
			\\ - 5 \\	-40°C to +105°C 965N-Q1, 965-Q1			25	m0
			V _{IN} = 5 V	-40°C to +105°C 965NW-Q1, 965W-Q1			26	mΩ
				-40°C to +125°C			28	
				25°C		16	23	
R _{ON} ON-state resistance		V _{IN} = 3.3 V	-40°C to +105°C 965N-Q1, 965-Q1			25	mΩ	
		V _{IN} – 3.3 V	-40°C to +105°C 965NW-Q1, 965W-Q1			26	11122	
			-40°C to +125°C			27		
				25°C		16	23	
				-40°C to +105°C 965N-Q1, 965-Q1			25	mΩ
		V _{IN} = 1.8 V	-40°C to +105°C 965NW-Q1, 965W-Q1			26		
	I _{OUT} = -200 mA,		-40°C to +125°C			27		
	$V_{BIAS} = 5 V$		25°C		16	23		
			V _{IN} = 1.5 V	-40°C to +105°C 965N-Q1, 965-Q1			25	mΩ
				-40°C to +105°C 965NW-Q1, 965W-Q1			26	
				-40°C to +125°C			27	
			V _{IN} = 1.2 V	25°C		16	23	
				-40°C to +105°C 965N-Q1, 965-Q1			25	mΩ
			V IN - 1.2 V	-40°C to +105°C 965NW-Q1, 965W-Q1			26	11122
				-40°C to +125°C			27	
				25°C		16	23	
			V = 0.8 V	-40°C to +105°C 965N-Q1, 965-Q1			25	mΩ
			V _{IN} = 0.8 V	-40°C to +105°C 965NW-Q1, 965W-Q1			26	mΩ
				-40°C to +125°C			27	
(1)	Output pulldown resistance	e V. = 5 \/ \/ = 0 \	/ I 1 m/	-40°C to +105°C		225	300	Ω
PD (1)	Output pulldown resistance	$V_{IN} = 5 \text{ V}, V_{ON} = 0 \text{ V}$	v, i _{OUT} – i iiiA	-40°C to +125°C		225	300	12

⁽¹⁾ TPS22965-Q1 and TPS22965W-Q1 only.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



7.6 Electrical Characteristics—V_{BIAS} = 2.5 V

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $\text{T}_{\text{A}} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CC	ONDITIONS	T _A	MIN TYP	MAX	UNIT
POWER SU	JPPLIES AND CURRENTS						
1 1/	V guiogoopt ourront	I _{OUT} = 0 mA,		–40°C to +105°C	20	30	
$I_Q V_{BIAS}$	V _{BIAS} quiescent current	$V_{IN} = V_{ON} = V_{BIAS}$	s = 2.5 V	–40°C to 125°C	20	30	μA
1 1/	V shutdown ourront	V = CND V	- 0 \/	–40°C to +105°C		2	
$I_{SD} V_{BIAS}$	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OU}$	T – 0 V	–40°C to 125°C		2	μA
	V. eff. d.d		V - 25V	–40°C to +105°C	0.01	3	uA
		V _{ON} = GND, V _{OUT} = 0 V	$V_{IN} = 2.5 V$	–40°C to 125°C		13	
			V _{IN} = 1.8 V	–40°C to +105°C	0.01	2	
1 1/			= GND,	–40°C to 125°C		6	
$I_{SD} V_{IN}$	V _{IN} off-state supply current			–40°C to +105°C	0.005	2	
				–40°C to 125°C		6	
			V = 0.8 V	–40°C to +105°C	0.003	1	
		V _{IN} = 0.8 V		–40°C to 125°C		4	
1	ON his input lookage current	V - 5 5 V	,	–40°C to +105°C		0.5	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		–40°C to +125°C		0.5	μA
RESISTAN	CE CHARACTERISTICS				•		

7.6 Electrical Characteristics— $V_{BIAS} = 2.5 \text{ V}$ (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $\text{T}_{\text{A}} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
				25°C		20	26	- β - mΩ
			V _{IN} = 2.5 V	–40°C to +105°C 965N-Q1, 965-Q1			28	
			V _{IN} – 2.5 V	-40°C to 105°C 965NW-Q1, 965W-Q1			32	
				–40°C to +125°C			34	
				25°C		19	26	
			\/ - 1 9 \/	-40°C to +105°C 965N-Q1, 965-Q1			28	m0
			V _{IN} = 1.8 V	-40°C to +105°C 965NW-Q1, 965W-Q1			30	mΩ
				–40°C to +125°C			32	
				25°C		18	28 32 34 26 28 30	- mΩ
R _{ON}	ON-state resistance	I _{OUT} = –200 mA,	V _{IN} = 1.5 V	-40°C to +105°C 965N-Q1, 965-Q1			27	
	ON-state resistance	V _{BIAS} = 2.5 V	VIN - 1.5 V	-40°C to +105°C 965NW-Q1/965W-Q1			29	
			–40°C to +125°C			31		
				25°C		18	25	
			V _{IN} = 1.2 V	–40°C to +105°C 965N-Q1, 965-Q1			27	
			V _{IN} - 1.2 V	-40°C to +105°C 965NW-Q1, 965W-Q1			28	11122
				–40°C to +125°C			30	1
				25°C		19 18 18 275 3	25	
			V = 0.8 V	-40°C to +105°C 965N-Q1, 965-Q1			27	m 0
			V _{IN} = 0.8 V	-40°C to +105°C 965NW-Q1, 965W-Q1			28	mΩ
				-40°C to +125°C			30	
		V _{BIAS} = V _{IN} = 2.5 V, V	_{ON} = 0 V, I _{OUT}	–40°C to +105°C		275	325	Ω
R _{PD} ⁽¹⁾	Output pulldown resistance	= 1 mA		–40°C to +125°C			330	32
TYPD V	, , ===================================	$V_{BIAS} = V_{IN} = 2 \text{ V}, V_{ON}$ 1 mA	_N = 0 V, I _{OUT} =	–40°C to +125°C		310	470	Ω

(1) TPS22965-Q1 and TPS22965W-Q1 only.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



7.7 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted). These switching characteristics are only valid for the power-up sequence where VIN and VBIAS are already in steady state condition before the ON pin is asserted high.


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V _{IN} = \	V _{ON} = V _{BIAS} = 5 V, T _A = 25°C (I	unless otherwise noted)	-	'	
t _{ON}	Turn-on time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	1600		μs
t _{OFF}	Turn-off time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	9		μs
t _R	V _{OUT} rise time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	1985		μs
t _F	V _{OUT} fall time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	3		μs
t _D	ON delay time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	660		μs
V _{IN} = 0	0.8 V, V _{ON} = V _{BIAS} = 5 V, T _A = 2	25°C (unless otherwise noted)		'	
t _{ON}	Turn-on time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	730		μs
t _{OFF}	Turn-off time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	100		μs
t _R	V _{OUT} rise time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	380		μs
t _F	V _{OUT} fall time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	8		μs
t _D	ON delay time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	560		μs
V _{IN} = 2	2.5 V, V _{ON} = 5 V, V _{BIAS} = 2.5 V,	T _A = 25°C (unless otherwise noted)			
t _{ON}	Turn-on time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	2435		μs
t _{OFF}	Turn-off time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	9		μs
t _R	V _{OUT} rise time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	2515		μs
t _F	V _{OUT} fall time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	4		μs
t _D	ON delay time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	1230		μs
V _{IN} = 0	0.8 V, V _{ON} = 5 V, V _{BIAS} = 2.5 V,	T _A = 25°C (unless otherwise noted)			
t _{ON}	Turn-on time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	1565		μs
t _{OFF}	Turn-off time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	70		μs
t _R	V _{OUT} rise time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	930		μs
t _F	V _{OUT} fall time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	8		μs
t _D	ON delay time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	1110		μs



7.8 Typical Characteristics


7.8.1 Typical DC Characteristics

 T_A = 125°C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.






7.8.1 Typical DC Characteristics (continued)






7.8.1 Typical DC Characteristics (continued)




7.8.2 Typical Switching Characteristics

 T_A = 25°C, C_T = 1000 pF, C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω (unless otherwise specified). T_A = 125°C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




7.8.2 Typical Switching Characteristics (continued)







7.8.2 Typical Switching Characteristics (continued)



7.8.2 Typical Switching Characteristics (continued)



8 Parameter Measurement Information



A. Rise and fall times of the control signal are 100 ns.

Figure 8-1. Test Circuit




Figure 8-2. t_{ON} and t_{OFF} Waveforms




9 Detailed Description

9.1 Overview

The TPS22965x-Q1 is a single-channel, 4-A load switch in an 8-pin WSON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise time.

The device has very low leakage current during OFF state. This low leakage prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and BOM count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Adjustable Rise Time

A capacitor to GND on the CT pin sets the slew rate. The voltage on the CT pin can be as high as 12 V. Therefore, the minimum voltage rating for the CT cap must be 25 V for optimal performance. The below equations shows an approximate formula for the relationship between CT and slew rate when V_{BIAS} is set to 5 V. This equation accounts for 10% to 90% measurement on V_{OUT} and does *not* apply for CT = 0 pF. Use the below equation to determine rise times for when CT = 0 pF.

$$SR = 0.38 \times CT + 34 \tag{1}$$

where

- SR = slew rate (in μs/V).
- CT = the capacitance value on the CT pin (in pF).
- The units for the constant 34 are μ s/V. The units for the constant 0.38 are μ s/(V × pF).

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 9-1 contains rise time values measured on a typical device. The rise times listed in Table 9-1 are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the ON pin is asserted high.

Table 9-1. Kise Time vs C1 Capacitor													
CT (pF)	RISE TIME (μ s) 10% - 90%, C_L = 0.1 μ F, C_{IN} = 1 μ F, R_L = 10 Ω , V_{BIAS} = 5 $V^{(1)}$												
Ο1 (pr)	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 1.05 V	VIN = 0.8 V						
0	180	136	94	84	74	70	60						
220	547	378	232	202	173	157	129						
470	962	654	386	333	282	252	206						
1000	1983	1330	765	647	533	476	382						
2200	4013	2693	1537	1310	1077	959	766						
4700	8207	5490	3137	2693	2200	1970	1590						
10000	17700	11767	6697	5683	4657	4151	3350						

Table 9-1. Rise Time vs CT Capacitor

9.3.2 Quick Output Discharge (TPS22965-Q1 and TPS22965W-Q1 Only)

The TPS22965-Q1 and TPS22965W-Q1 include a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 225 Ω and prevents the output from floating while the switch is disabled.

9.3.3 Low Power Consumption During OFF State

The I_{SD} V_{IN} supply current is 0.01- μ A typical at 1.8 V VIN. Typically, the downstream loads must have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

9.4 Device Functional Modes

The below table lists the VOUT pin state as determined by the ON pin.

Table 9-2. Functional Table

ON	TPS22965N-Q1 AND TPS22965NW-Q1	TPS22965-Q1 AND TPS22965W-Q1		
L	Open	GND		
Н	VIN	VIN		

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

⁽¹⁾ Typical Values at 25°C with a 25-V X7R 10% Ceramic Capacitor on CT

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

10.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the *Electrical Characteristics—V_{BIAS} = 2 V to 2.5 V* table of this data sheet. After the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use the following equation to calculate the VIN to VOUT voltage drop.

$$\Delta V = I_{LOAD} \times R_{ON} \tag{2}$$

where

- ΔV = voltage drop from VIN to VOUT.
- I_{LOAD} = load current.
- R_{ON} = On-resistance of the device for a specific V_{IN} and V_{BIAS} combination.

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

10.1.2 On and Off Control

The ON pin controls the state of the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. The ON pin can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

10.1.3 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short circuit, a capacitor must be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, TI recommends to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

10.1.4 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, TI highly recommends a $C_{I\ N}$ greater than $C_{L\ N}$ and cause V_{OUT} to exceed V_{IN} when the system supply is removed. This event can result in current flow through the body diode from V_{OUT} to V_{IN} . TI recommends a C_{IN} to C_{L} ratio of 10 to 1 for minimizing V_{IN} dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) can cause slightly more V_{IN} dip upon turn-on due to inrush currents. This event can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see the *Adjustable Rise Time* section).

10.1.5 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device is still functional if $V_{IN} > V_{BIAS}$ but it exhibits R_{ON} greater than what is listed in the *Electrical Characteristics—V_{BIAS} = 2 V to 2.5 V* table. See the following

figure for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .




Figure 10-1. R_{ON} vs V_{IN} ($V_{IN} > V_{BIAS}$)

10.2 Typical Application

This application demonstrates how the TPS22965x-Q1 can be used to power downstream modules.




Figure 10-2. Schematic for Powering a Downstream Module

10.2.1 Design Requirements

Use the values listed in the following table as the design parameters.

Table 10-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
V _{IN}	3.3 V			
V _{BIAS}	5 V			
C _L	22 μF			
Maximum acceptable inrush current	400 mA			



10.2.2 Detailed Design Procedure

10.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Use the following equation to calculate inrush current.

Inrush Current =
$$C \times dV/dt$$
 (3)

where

- C = output capacitance
- dV = output voltage
- dt = rise time

The TPS22965x-Q1 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation. See Equation 4 and Equation 5.

$$400 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V} / \text{dt}$$
 (4)

$$dt = 181.5 \,\mu s$$
 (5)

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5 µs. See the oscilloscope captures in the *Application Curves* section for an example of how the CT capacitor can be used to reduce inrush current.

10.2.3 Application Curves




Figure 10-4. Inrush Current with CT = 220 pF

11 Power Supply Recommendations


The device is designed to operate from a VBIAS range of 2 V to 5.5 V and a VIN range of 0.8 V to VBIAS.

12 Layout

12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace must be as short as possible to avoid parasitic capacitance.

12.2 Layout Example



A. Thermal relief vias. Thermal relief vias connected to the exposed thermal pad.

Figure 12-1. Layout Recommendation

12.3 Thermal Consideration

The maximum IC junction temperature must be restricted to 150° C under normal operating conditions. Use the below equation as a guideline to calculate the maximum allowable dissipation, $P_{D(max)}$, for a given output current and ambient temperature.

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JA}}$$
(6)

where

- $P_{D(max)}$ = maximum allowable power dissipation.
- $T_{J(max)}$ = maximum allowable junction temperature (150°C for the TPS22965x-Q1).
- T_A = ambient temperature of the device.
- Θ_{JA} = junction to air thermal impedance. See the *Thermal Information* table. This parameter is highly dependent upon board layout.

Refer to Figure 12-1. Notice the thermal vias located under the exposed thermal pad of the device. The thermal vias allow for thermal diffusion away from the device.



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Load Switches: What Are They, Why Do You Need Them And How Do You Choose The Right One? application note
- Texas Instruments, Load Switch Thermal Considerations application note
- Texas Instruments, Managing Inrush Current application note
- Texas Instruments, TPS22965WDSGQ1EVM 5.7-V, 4-A, 16-mΩ On-Resistance Load Switch user's guide

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 23-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22965NQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	(6) SN	Level-2-260C-1 YEAR	-40 to 125	 11B	
TP322903NQWD3GRQT	ACTIVE	WSON	DSG	0	3000	Rons & Green	SIN	Level-2-200C-1 YEAR	-40 10 125	IIB	Samples
TPS22965NQWDSGTQ1	ACTIVE	WSON	DSG	8	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	11B	Samples
TPS22965NTDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZDXI	Samples
TPS22965QWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	11A	Samples
TPS22965QWDSGTQ1	ACTIVE	WSON	DSG	8	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	11A	Samples
TPS22965TDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE	Samples
TPS22965TDSGTQ1	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 23-Jun-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22965-Q1:

Catalog: TPS22965

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jun-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965NQWDSGRQ1	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NQWDSGTQ1	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NTDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965QWDSGRQ1	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965QWDSGTQ1	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965TDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965TDSGTQ1	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com 23-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22965NQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS22965NQWDSGTQ1	WSON	DSG	8	250	213.0	191.0	35.0
TPS22965NTDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965QWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS22965QWDSGTQ1	WSON	DSG	8	250	213.0	191.0	35.0
TPS22965TDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965TDSGTQ1	WSON	DSG	8	250	210.0	185.0	35.0


2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated