IEEE 802.3af PoE POWERED DEVICE CONTROLLERS WITH AUTO-RETRY

FEATURES
- Auto-Retry After Current-Limit Fault
- TPS2375-1: IEEE 802.3af Thresholds
- TPS2377-1: Legacy Thresholds
- Fully Supports IEEE 802.3af Specification
- Integrated 0.58-Ω, 100-V, Low-Side Switch
- 15-kV System Level ESD Capable
- Programmable Inrush Current Control
- Fixed 450-mA Current Limit
- Open-Drain, Power-Good Reporting
- Industrial Temperature Range: -40°C to 85°C
- 8-Pin SOIC and TSSOP Packages

APPLICATIONS
- VoIP Phones
- WLAN Access Points
- Security Cameras
- Internet Appliances
- POS Terminals

PRODUCT SELECTOR

<table>
<thead>
<tr>
<th></th>
<th>2375-1</th>
<th>2377-1</th>
<th>2375</th>
<th>2376</th>
<th>2377</th>
</tr>
</thead>
<tbody>
<tr>
<td>UVLO</td>
<td>802.3af</td>
<td>Legacy</td>
<td>802.3af</td>
<td>Adjustable</td>
<td>Legacy</td>
</tr>
<tr>
<td>Protection</td>
<td>Auto-Retry</td>
<td>Auto-Retry</td>
<td>Latch</td>
<td>Latch</td>
<td>Latch</td>
</tr>
<tr>
<td>Package</td>
<td>PW</td>
<td>D</td>
<td>D, PW</td>
<td>D,PW</td>
<td>D,PW</td>
</tr>
</tbody>
</table>

DESCRIPTION

These easy-to-use 8-pin integrated circuits contain all of the features needed to develop an IEEE 802.3af-compliant powered device (PD). The TPS2375-1 and TPS2377-1 are second generation PDCs (PD Controllers) featuring a 100-V ratings and true open-drain, power-good function. These devices are auto-retry versions of selected TPS2375 family members. Information on the TPS2375/6/7 devices can be found on the TPS2375/6/7 data sheet (SLVS525A).

In addition to the basic functions of detection, classification, and undervoltage lockout (UVLO), these controllers include an adjustable inrush limiting feature. The TPS2375-1 has 802.3af-compliant UVLO limits, and the TPS2377-1 has legacy UVLO limits.

The TPS2375 family specifications incorporate a voltage offset of 1.5 V between its limits and the IEEE 802.3af specifications to accommodate the required input diode bridges used to make the PD polarity insensitive.

Additional resources can be found on the TI Web site www.ti.com.

![Typical Application Circuit and Start-Up Waveforms](image)

Figure 1. Typical Application Circuit and Start-Up Waveforms

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto applies at the end of this data sheet.
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### AVAILABLE OPTIONS

<table>
<thead>
<tr>
<th>$T_A$</th>
<th>UVLO THRESHOLDS (NOMINAL)</th>
<th>PACKAGE(1)</th>
<th>MARKING</th>
</tr>
</thead>
<tbody>
<tr>
<td>-40°C to 85°C</td>
<td>802.3af</td>
<td>30.5 V</td>
<td>39.3 V</td>
</tr>
<tr>
<td></td>
<td>Legacy</td>
<td>30.5 V</td>
<td>35.1 V</td>
</tr>
</tbody>
</table>

(1) Add an R suffix to the device type for tape and reel.

### ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted) (1), voltages are referenced to $V_{(VSS)}$.

<table>
<thead>
<tr>
<th>Voltage</th>
<th>TPS237x</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD, RTN, DET, PG(2)</td>
<td>-0.3 V to 100 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ILIM, UVLO</td>
<td>-0.3 V to 10 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLASS</td>
<td>-0.3 V to 12 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTN(3)</td>
<td>0 to 515 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PG</td>
<td>0 to 5 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DET</td>
<td>0 to 1 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLASS</td>
<td>0 to 50 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ILIM</td>
<td>0 to 1 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Current, sinking**
- **Current, sourcing**

- **ESD**
- Human body model: 2 kV
- Charged device model: 500 V
- System level (contact/air) at RJ-45(4): 8/15 kV

- **$T_J$** Maximum junction temperature range: Internally limited
- **$T_{stg}$** Storage temperature range: -65°C to 150°C
- Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds - Green Packages: 260°C
- Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds - Nongreen Packages: 235°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) $I_{RTN} = 0$

(3) SOA limited to $V_{RTN} = 80$ V and $I_{RTN} = 515$ mA.

(4) Surges applied to RJ-45 of Figure 1 between pins of RJ-45, and between pins and output voltage rails per EN61000-4-2, 1999.

### DISSIPATION RATING TABLE(1)

<table>
<thead>
<tr>
<th>PACKAGE(2)</th>
<th>$\theta JA$ (LOW-K)</th>
<th>$\theta JA$ (HIGH-K)</th>
<th>POWER RATING $T_A = 85°C$ (HIGH-K) (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>D (SO-8)</td>
<td>238</td>
<td>152</td>
<td>266</td>
</tr>
<tr>
<td>PW (TSSOP-8)</td>
<td>258.5</td>
<td>159</td>
<td>251</td>
</tr>
</tbody>
</table>

(1) Tested per JEDEC JESD51. High-K is a (2 signal – 2 plane) test board and low-K is a double-sided board with minimum pad area and natural convection.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
## RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage range</td>
<td>VDD, PG, RTN</td>
<td>0</td>
<td>57</td>
</tr>
<tr>
<td></td>
<td>UVLO</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>Operating current range (sinking)</td>
<td>RTN</td>
<td>0</td>
<td>350</td>
</tr>
<tr>
<td>Classification resistor&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>CLASS</td>
<td>255</td>
<td>4420</td>
</tr>
<tr>
<td>R&lt;sub&gt;(LIM)&lt;/sub&gt; Inrush limit program resistor&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>62.5</td>
<td>500</td>
<td>kΩ</td>
</tr>
<tr>
<td>Sinking current</td>
<td>PG</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>T&lt;sub&gt;J&lt;/sub&gt; Operating junction temperature</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>T&lt;sub&gt;A&lt;/sub&gt; Operating free–air temperature</td>
<td>-40</td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>

<sup>(1)</sup> Voltage should not be externally applied to CLASS and ILIM.

## ELECTRICAL CHARACTERISTICS

\( V_{(VDD)} = 48 \text{ V}, R_{(DET)} = 24.9 \text{ kΩ}, R_{(CLASS)} = 255 \text{ Ω}, R_{(LIM)} = 178 \text{ kΩ}, \) and \(-40{^\circ}\text{C} \leq T_J \leq 125{^\circ}\text{C},\) unless otherwise noted. Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to VSS unless otherwise noted.

### DETECTION

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset current</td>
<td>DET open, ( V_{(VDD)} = V_{(RTN)} = 1.9 \text{ V}, \text{ measure } I_{(VDD)} + I_{(RTN)} )</td>
<td>0.3</td>
<td>3</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Sleep current</td>
<td>DET open, ( V_{(VDD)} = V_{(RTN)} = 10.1 \text{ V}, \text{ measure } I_{(VDD)} + I_{(RTN)} )</td>
<td>4</td>
<td>12</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>DET leakage current</td>
<td>( V_{(DET)} = V_{(VDD)} = 57 \text{ V}, \text{ measure } I_{(DET)} )</td>
<td>0.1</td>
<td>5</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Detection current</td>
<td>( V_{(RTN)} = V_{(VDD)} = 1.4 \text{ V}, R_{(DET)} = 24.9 \text{ kΩ}, \text{ measure } I_{(VDD)} + I_{(RTN)} + I_{(DET)} ) ( V_{(VDD)} = 10.1 \text{ V} )</td>
<td>53.7</td>
<td>56</td>
<td>58.3</td>
<td>µA</td>
</tr>
</tbody>
</table>

### CLASSIFICATION

\[ R_{(CLASS)} = 4420 \text{ Ω}, 13 \leq V_{(VDD)} \leq 21 \text{ V} \]

\[ R_{(CLASS)} = 953 \text{ Ω}, 13 \leq V_{(VDD)} \leq 21 \text{ V} \]

\[ R_{(CLASS)} = 549 \text{ Ω}, 13 \leq V_{(VDD)} \leq 21 \text{ V} \]

\[ R_{(CLASS)} = 357 \text{ Ω}, 13 \leq V_{(VDD)} \leq 21 \text{ V} \]

\[ R_{(CLASS)} = 255 \text{ Ω}, 13 \leq V_{(VDD)} \leq 21 \text{ V} \]

### PASS DEVICE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>On resistance</td>
<td>( I_{(RTN)} = 300 \text{ mA} )</td>
<td>0.58</td>
<td>1</td>
<td>0</td>
<td>Ω</td>
</tr>
<tr>
<td>Leakage current</td>
<td>( V_{(VDD)} = V_{(RTN)} = 30 \text{ V} )</td>
<td>15</td>
<td>0.1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Current limit</td>
<td>( V_{(RTN)} = 1 \text{ V} )</td>
<td>405</td>
<td>461</td>
<td>515</td>
<td>mA</td>
</tr>
<tr>
<td>Inrush limit</td>
<td>( V_{(RTN)} = 2 \text{ V}, R_{(LIM)} = 178 \text{ kΩ} )</td>
<td>100</td>
<td>130</td>
<td>180</td>
<td>mA</td>
</tr>
<tr>
<td>Inrush current termination&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>( V_{(RTN)} \text{ falling}, R_{(LIM)} = 178 \text{ kΩ}, \text{ inrush state→normal operation} )</td>
<td>85%</td>
<td>91%</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Current rise time into inrush</td>
<td>( R_{(LIM)} = 69.8 \text{ kΩ}, V_{(RTN),VDD} = 5 \text{ V}, I_{(RTN)} = 30 \text{ mA}→300 \text{ mA}, V_{(VDD)} \text{ increasing past upper UVLO} )</td>
<td>15</td>
<td>25</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Current limit response time</td>
<td>( \text{Apply load} = \Omega → 20 \text{ Ω}, \text{ time measured to } I_{(RTN)} = 45 \text{ mA} )</td>
<td>2</td>
<td>2.5</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Leakage current, LIM</td>
<td>( V_{(VDD)} = 15 \text{ V}, V_{(UVLO)} = 0 \text{ V} )</td>
<td>1</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>

<sup>(1)</sup> Classification is tested with exact resistor values. A 1% tolerance classification resistor ensures compliance with IEEE 802.3af limits.

<sup>(2)</sup> This parameter specifies the RTN current value, as a percentage of the steady state inrush current, below which it must fall to make PG assert (open-drain).
**ELECTRICAL CHARACTERISTICS (continued)**

$V_{(VDD)} = 48 \text{ V}$, $R_{(DET)} = 24.9 \text{ kΩ}$, $R_{(CLASS)} = 255 \text{ Ω}$, $R_{(LIMIT)} = 178 \text{ kΩ}$, and $-40^\circ C \leq T_J \leq 125^\circ C$, unless otherwise noted. Positive currents are into pins. Typical values are at $25^\circ C$. All voltages are with respect to VSS unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>PG</td>
<td>Voltage threshold rising (3)</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$V_{(RTN)}$ rising</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PG deglitch</td>
<td>Delay rising and falling PG</td>
<td></td>
<td></td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td></td>
<td></td>
<td>75</td>
<td>150</td>
<td>225</td>
<td></td>
</tr>
<tr>
<td>Output low voltage</td>
<td>$I_{(PG)} = 2 \text{ mA}, V_{(RTN)} = 34 \text{ V}$, $V_{(VDD)} = 38 \text{ V}$, $V_{(RTN)}$ falling</td>
<td>0.12</td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{(PG)} = 2 \text{ mA}, V_{(RTN)} = 0 \text{ V}, V_{(VDD)} = 25 \text{ V}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Leakage current $V_{(PG)} = 57 \text{ V}, V_{(RTN)} = 0 \text{ V}$</td>
<td>0.1</td>
<td>1</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>UVLO</td>
<td>$V_{(UVLO,R)}$ TPS2375 Voltage at VDD</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$V_{(VDD)}$ rising</td>
<td>38.4</td>
<td>39.3</td>
<td>40.4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{(VDD)}$ falling</td>
<td>29.6</td>
<td>30.5</td>
<td>31.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Hysteresis</td>
<td>8.3</td>
<td>8.8</td>
<td>9.1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{(UVLO,F)}$ TPS2377 Voltage at VDD</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$V_{(VDD)}$ rising</td>
<td>34.1</td>
<td>35.1</td>
<td>36.0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$V_{(VDD)}$ falling</td>
<td>29.7</td>
<td>30.5</td>
<td>31.4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Hysteresis</td>
<td>4.3</td>
<td>4.5</td>
<td>4.8</td>
<td></td>
</tr>
<tr>
<td>THERMAL SHUTDOWN</td>
<td>Shutdown temperature $V_{(VDD)}$ rising</td>
<td></td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td>Temperature rising</td>
<td>135</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Hysteresis</td>
<td>20</td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>BIAS CURRENT</td>
<td>Operating current $I_{(VDD)}$</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240</td>
<td>450</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(3) Start with $V_{(RTN)} = 0 \text{ V}$, then increase $V_{(RTN)}$ until PG switches. Measure before thermal shutdown occurs.
The following descriptions refer to the schematic of Figure 1 and the functional block diagram.

**ILIM**: A resistor from this pin to VSS sets the inrush current limit per Equation 1:

\[ I_{\text{ILIM}} = \frac{25000}{R_{\text{ILIM}}} \]  

(1)

where \( I_{\text{ILIM}} \) is the desired inrush current value, in amperes, and \( R_{\text{ILIM}} \) is the value of the programming resistor from ILIM to VSS, in ohms. The practical limits on \( R_{\text{ILIM}} \) are 62.5 kΩ to 500 kΩ. A value of 178 kΩ is recommended for compatibility with legacy power sourcing equipment (PSE).

Inrush current limiting prevents current drawn by the bulk capacitor from causing the line voltage to sag below the lower UVLO threshold. Adjustable inrush current limiting allows the use of arbitrarily large capacitors and also accommodates legacy systems that require low inrush currents.

The ILIM pin must not be left open or shorted to VSS.

**CLASS**: Classification is implemented by means of an external resistor, \( R_{\text{CLASS}} \), connected between CLASS and VSS. The controller draws current from the input line through \( R_{\text{CLASS}} \) when the input voltage lies between 13 V and 21 V. The classification currents specified in the electrical characteristics table include the bias current flowing into VDD and any RTN leakage current.

<table>
<thead>
<tr>
<th>CLASS</th>
<th>PD POWER (W)</th>
<th>( R_{\text{CLASS}} ) (Ω)</th>
<th>802.3af LIMITS (mA)</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0.44 – 12.95</td>
<td>4420 ±1%</td>
<td>0 - 4</td>
<td>Default class</td>
</tr>
<tr>
<td>1</td>
<td>0.44 – 3.84</td>
<td>953 ±1%</td>
<td>9 – 12</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>3.84 – 6.49</td>
<td>549 ±1%</td>
<td>17 – 20</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>6.49 – 12.95</td>
<td>357 ±1%</td>
<td>26 – 30</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>255 ±1%</td>
<td>36 – 44</td>
<td>Reserved for future use</td>
</tr>
</tbody>
</table>

Detailed Pin Description

The following descriptions refer to the schematic of Figure 1 and the functional block diagram.

**ILIM**: A resistor from this pin to VSS sets the inrush current limit per Equation 1:

\[ I_{\text{ILIM}} = \frac{25000}{R_{\text{ILIM}}} \]  

(1)

where \( I_{\text{ILIM}} \) is the desired inrush current value, in amperes, and \( R_{\text{ILIM}} \) is the value of the programming resistor from ILIM to VSS, in ohms. The practical limits on \( R_{\text{ILIM}} \) are 62.5 kΩ to 500 kΩ. A value of 178 kΩ is recommended for compatibility with legacy power sourcing equipment (PSE).

Inrush current limiting prevents current drawn by the bulk capacitor from causing the line voltage to sag below the lower UVLO threshold. Adjustable inrush current limiting allows the use of arbitrarily large capacitors and also accommodates legacy systems that require low inrush currents.

The ILIM pin must not be left open or shorted to VSS.

**CLASS**: Classification is implemented by means of an external resistor, \( R_{\text{CLASS}} \), connected between CLASS and VSS. The controller draws current from the input line through \( R_{\text{CLASS}} \) when the input voltage lies between 13 V and 21 V. The classification currents specified in the electrical characteristics table include the bias current flowing into VDD and any RTN leakage current.
The CLASS pin must not be shorted to ground.

**DET:** Connect a resistor, $R_{DET}$, between DET and VDD. This resistor should equal 24.9 kΩ, ±1% for most applications. $R_{DET}$ is connected across the input line when $V_{(VDD)}$ lies between 1.4 V and 11.3 V, and is disconnected when the line voltage exceeds this range to conserve power. This voltage range has been chosen to allow detection with two silicon rectifiers between the controller and the RJ-45 connector.

**VSS:** This is the input supply negative rail that serves as a local ground.

**RTN:** This pin provides the switched negative power rail used by the downstream circuits. The operational and inrush current limit control current into the pin. The PG circuit monitors the RTN voltage and also uses it as the return for the PG pin pulldown transistor. The internal MOSFET body diode clamps VSS to RTN when voltage is present between VDD and RTN and the Power-over-Ethernet (PoE) input is not present.

**PG:** This pin goes to a high resistance state when the internal MOSFET that feeds the RTN pin is enabled, and the device is not in inrush current limiting. In all other states except detection, the PG output is pulled to RTN by the internal open-drain transistor. Performance is ensured with at least 4 V between VDD and RTN.

PG is an open-drain output; therefore, it may require a pullup resistor or other interface.

**VDD:** This is the positive input supply that is also common to downstream load circuits. This pin provides operating power and allows the controller to monitor the line voltage to determine the mode of operation.
TYPICAL CHARACTERISTICS

Graphs over temperature are interpolations between the marked data points.

**Figure 2.**

**Figure 3.**

**Figure 4.**

**Figure 5.**

**Figure 6.**

**Figure 7.**

**Figure 8.**

**Figure 9.**

**Figure 10.**
TYPICAL CHARACTERISTICS (continued)

Graphs over temperature are interpolations between the marked data points.

- **TPS2377-1** UVLO FALLING VS TEMPERATURE
- **INRUSH STATE TERMINATION** THRESHOLD VS TEMPERATURE
- **INRUSH CURRENT** VS TEMPERATURE
- **CURRENT LIMIT** VS TEMPERATURE
- **PG DEGLITCH PERIOD** VS TEMPERATURE

---

Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
APPLICATION INFORMATION

OVERVIEW
The IEEE 802.3af specification defines a process for safely powering a powered device (PD) over a cable, and then removing power if a PD is disconnected. The process proceeds through three operational states: detection, classification, and operation. The intent behind the process is to leave an unterminated cable unpowered while the PSE periodically checks for a plugged-in device; this is referred to as detection. The low power levels used during detection are unlikely to cause damage to devices not designed for PoE. If a valid PD signature is present, then the PSE may optionally inquire how much power the PD requires; this is referred to as classification. The PD may return a default full-power signature, or one of four other choices. Knowing the power demand of each PD allows the PSE to intelligently allocate power between PDs, and also to protect itself against overload. The PSE powers up a valid PD, and then monitors its output for overloads. The maintain power signature (MPS) is presented by the powered PD to assure the PSE that it is there. The PSE monitors its output for the MPS to see if the PD is removed, and turns the port off, if it loses the MPS. Loss of MPS returns the PSE to the initial state of detection. Figure 16 shows the operational states as a function of PD input voltage range.

The PD input is typically an RJ-45 (8-pin) connector, referred to as the power interface (PI). PD input requirements differ from PSE output requirements to account for voltage drops in the cable and margin. The specification uses a cable resistance of 20 Ω to derive the voltage limits at the PD from the PSE output requirements. Although the standard specifies an output power of 15.4 W at the PSE output, there is only 12.95 W available at the input of the PD due to the worst-case power loss in the cable.

The PSE can apply voltage either between the RX and TX pairs, or between the two spare pairs as shown in Figure 1. The applied voltage can be of either polarity. The PSE cannot apply voltage to both paths at the same time. The PD uses input diode bridges to accept power from any of the possible PSE configurations. The voltage drops associated with the input bridges cause a difference between the IEEE 802.3af limits at the PI and the TPS2375-1 specifications.

The PSE is required to current limit between 350 mA and 400 mA during normal operation, and it must disconnect the PD if it draws this current for more than 75 ms. The PSE may set lower output current limits based on the PD advertised power requirements, as discussed in the Classification section.

The following discussion is intended as an aid in understanding the operation of the TPS2375-1, but not as a substitute for the actual IEEE 802.3af standard. Standards change and should always be referenced when making design decisions.

![Figure 16. IEEE 802.3 PD Limits](image)

INTERNAL THRESHOLDS
In order to implement the PoE functionality as shown in Figure 16, the TPS2375-1 has a number of internal comparators with hysteresis for stable switching between the various states. Figure 17 relates the parameters in the Electrical Characteristics section to the PoE states. The mode labeled idle between classification and detection implies that the DET, CLASS, PG, and RTN pins are all high impedance.
DETECTION

This feature of IEEE 802.3af eliminates powering and potentially damaging Ethernet devices not intended for application of 48 V. When a voltage in the range of 2.7 V to 10.1 V is applied to the PI, an incremental resistance of 25 kΩ signals the PSE that the PD is capable of accepting power. A PD that is capable of accepting power, but is not ready, may present an incorrect signature intentionally. The incremental resistance is measured by applying two different voltages to the PI and measuring the current it draws. These two test voltages must be within the specified range and be at least 1 V apart. The incremental resistance equals the difference between the voltages divided by the difference between the currents. The allowed range of resistance is 23.75 kΩ to 26.25 kΩ.

The TPS2375-1 is in detection mode whenever the supply voltage is below the lower classification threshold. The TPS2375-1 draws a minimum of bias power in this condition, while PG and RTN are high impedance and the circuits associated with ILIM and CLASS are disabled. The DET pin is pulled to ground during detection. Current flowing through \( R_{(DET)} \) to VSS (Figure 1) produces the detection signature. For most applications, a 24.9-kΩ, 1%, resistor is recommended. \( R_{(DET)} \) can be a small, low-power resistor because it only sees a stress of about 5 mW. When the input voltage rises above the 11.3 V lower classification comparator threshold, the DET pin goes to an open-drain condition to conserve power.

The input diode bridge incremental resistance can be hundreds of ohms at the low currents seen at 2.7 V on the PI. The bridge resistance is in series with \( R_{(DET)} \) and increases the total resistance seen by the PSE. This varies with the type of diode selected by the designer, and it is not usually specified on the diode data sheet. The value of \( R_{(DET)} \) may be adjusted downwards to accommodate a particular diode type.

CLASSIFICATION

Once the PSE has detected a PD, it may optionally classify the PD. This process allows a PSE to determine the PD power requirements in order to allot only as much power as necessary from its fixed input power source. This allows the PSE to power the maximum number of PDs from a particular power budget. This step is optional because some PSEs can afford to allot the full power to every powered port.

The classification process applies a voltage between 14.5 V and 20.5 V to the input of the PD, which in turn draws a fixed current set by \( R_{(CLASS)} \). The PSE measures the PD current to determine which of the five available classes (Table 1) that the PD is signalling. The total current drawn from the PSE during classification is the sum of bias currents and current through \( R_{(CLASS)} \). The TPS2375-1 disconnects \( R_{(CLASS)} \) at voltages above the classification range to avoid excessive power dissipation (Figure 16 and Figure 17).

The value of \( R_{(CLASS)} \) should be chosen from the values listed in Table 1 based on the average power requirements of the PD. The power rating of this resistor should be chosen so that it is not overstressed for the required 75-ms classification period, during which 10 V is applied. The PD could be in classification for extended periods during bench test conditions, or if an auxiliary power source with voltage within the classification range is connected to the PD front end. Thermal protection may activate and turn classification off if it continues for more than 75 ms, but the design must not rely on this function to protect the resistor.
UNDERRANGE LOCKOUT (UVLO)

The TPS2375-1 incorporates an undervoltage lockout (UVLO) circuit that monitors line voltage to determine when to apply power to the downstream load and allow the PD to power up. The IEEE 802.3af specification dictates a maximum PD turnon voltage of 42 V and a minimum turnoff voltage of 30 V (Figure 17). The IEEE 802.3af standard assumes an 8-V drop in the cabling based on a 20-Ω feed resistance and a 400-mA maximum inrush limit. Because the minimum PSE output voltage is 44 V, the PD must continue to operate properly with input voltages as low as 36 V. The TPS2375-1 UVLO limits are designed to meet the turnon, turnoff, and hysteresis requirements.

Various legacy PSE systems in the field do not meet the minimum output voltage of 44 V. The TPS2377-1 UVLO limits are designed to support these systems with a lower turnon voltage and smaller hysteresis. Although the TPS2377-1 works with compliant PSEs, it could potentially exhibit startup instabilities if the PSE output voltage rises slowly. The TPS2375-1 is recommended for applications with compliant PSEs.

The TPS2375-1 uses the UVLO function to control the load through an integrated MOSFET switch. Figure 17 graphically shows the relationships of the UVLO thresholds defined in the Electrical Characteristics section to the TPS2375-1 operational states.

PROGRAMMABLE INRUSH CURRENT LIMIT AND FIXED OPERATIONAL CURRENT LIMIT

Inrush limiting has several benefits. First, it provides a mechanism to keep the inrush current below the 400 mA, 50 ms, maximum inrush allowed by the standard. Second, by keeping the current below the PSE operational limit, which can be as low as the classification power divided by the PSE voltage, it allows an arbitrarily large-bulk capacitor to be charged. Third, some legacy PSEs may not tolerate large inrush currents while powering their outputs up.

The TPS2375-1 operational current limit protects the internal power switch from sudden output faults and current surges. The minimum operational current limit level of 405 mA lies above the maximum PSE output current limit of 400 mA. This current limit enables the PD to draw the maximum available power and also allows the PSE to detect fault conditions. The IEEE 802.3af standard allows PDs to draw momentary currents up to 400 mA, which can be prevented if the current limit is set lower.

The TPS2375-1 incorporates a state machine that controls the inrush and operational current limit states. When \( V_{(VDD)} \) is below the lower UVLO threshold, the current limit state machine is reset. In this condition, the RTN pin is high impedance, and floats to \( V_{(VDD)} \) once the output capacitor is discharged. When \( V_{(VDD)} \) rises above the UVLO turnon threshold, the TPS2375-1 enables the internal power MOSFET with the current limit set to the value programmed by \( R_{(ILIM)} \). The load capacitor charges and the RTN pin voltage falls from \( V_{(VDD)} \) to nearly \( V_{(VSS)} \). Once the inrush current falls about 10% below the programmed limit for 150-μs, the current limit switches to the 450-mA operational level and PG goes open-drain. This switchover is seen in the operation of PG in Figure 1. The internal power MOSFET is disabled if the input voltage drops below the lower UVLO threshold and the state machine is reset.

The inrush limit, bulk capacitor size, and downstream dc/dc converter startup method must be chosen so that the converter input current does not exceed the inrush current limit while it is active. This is achieved by using the PG output to enable the downstream converter after inrush finishes, by delaying the converter startup until inrush finishes, or by increasing the value of the inrush current limit.

Practical values of \( R_{(ILIM)} \) lie between 62.5 kΩ and 500 kΩ; however, selecting lower inrush current values reduces peak stresses under output-short circuit conditions. An inrush level of 140 mA, set by an \( R_{(ILIM)} \) of 178 kΩ, is used with TPS2377 applications for compatibility with legacy systems. This same inrush current level is recommended for most TPS2375 applications, and it should be kept below 250 mA if the application allows.

PROTECTION OPERATION

The TPS2375-1 protects itself, the load, and the PSE using a number of mechanisms while the input voltage is above the lower UVLO. This operation is illustrated by considering the cases of soft overload, hard overload, and input-voltage steps.

A soft overload is one that forces the internal MOSFET into current limit with \( V_{(RTN-VSS)} \) less than 10 V. Provided that the PSE does not respond to this event, the bulk capacitor recharges after a momentary overload, and operation returns to normal. If the overload persists, the TPS2375-1 may overheat and go into thermal shutdown because of the large thermal dissipation, which may be as high as 4.5 W. The MOSFET is turned off, and PG goes low, until the die cools and the MOSFET is re-enabled. If \( V_{(RTN-VSS)} \) is less than 10 V when re-enabled, the
current limit remains at 450 mA and PG goes open-drain. If the overload has caused $V_{\text{RTN-VSS}}$ to exceed 10 V while the MOSFET was disabled, then the current limit is set to the inrush level and PG remains low. Downstream converters that use PG control are turned off, permitting a normal start cycle. Converters that do not use PG need to allow a restart by either drawing less current than the inrush current limit provides, or by disabling long enough to allow the bulk capacitor to recharge. A converter that has bootstrap startup can be designed to accomplish this goal.

A hard overload is one that forces the internal MOSFET into current limit with $V_{\text{RTN-VSS}}$ greater than 10 V for 150 µs. The MOSFET current limit switches to inrush level and PG goes low. Switching to the inrush current limit under this condition reduces the stress to the TPS2375-1, other PD components, and the PSE. The peak power dissipated depends on the inrush current programmed using the ILIM pin, which is the basis of choosing lower current limits per the preceding recommendations. If the overload persists, the TPS2375-1 begins to thermally cycle. The bulk capacitor recharges with a normal start cycle if the overload is removed, and the PD recovers. The same comments about converter control with PG and restart apply.

Another possible condition is a rapid input voltage rise to the PD. The TPS2375-1 is forced into current limit when the capacitor charges to the higher voltage, while also supplying the load. If the step voltage is small enough, the capacitor recharges and operation is unaffected. If the load demand is close to the current limit, and a large bulk capacitor is used, then thermal limit can be triggered. If $V_{\text{RTN-VSS}}$ is greater than 10 V, the current limit drops to the inrush voltage and PG goes open-drain. Recovery occurs as previously discussed.

**FAULT CONDITIONS IN TPS2375-1 vs. TPS2375**

The TPS2375-1 uses the current limit, internal thermal shutdown, and foldback to inrush to protect itself, the load, and the PSE during normal operation. The TPS2375-1 does not latch off under these fault conditions. By contrast, the TPS2375 does latch off after eight overtemperature cycles, or after an overload or input transient causes the voltage across the pass MOSFET to exceed 10 V for 150 µs. The TPS2375-1 automatically restarts the PD if the load fault is removed or after a source transient, such as a voltage dropout. The TPS2375 provides the best protection for itself, the load, and the PSE while the TPS2375-1 provides automatic recovery under adverse conditions.

The TPS2375-1 satisfies system designs that require hotswap which automatically restarts after prolonged overload or input voltage transients. In addition to differences in protection, there is a difference in how a PSE handles the different devices. A PSE using dc MPS interprets a latched-off device as PD removal due to loss of MPS, and recycles the input power. PSEs with ac MPS may interpret the latched-off PD impedance as operational, and continue power. This operation is subject to wide variation due to the excessive range allowed in the IEEE 802.3af standard. A continually cycling PD satisfies PSEs with both ac and dc MPS that the PD is present, and the PSE does not have an indication that there is a problem with the PD.

**MAINTAIN POWER SIGNATURE**

Once a valid PD has been detected and powered, the PSE uses the maintain power signature (MPS) to determine when to remove power from the PI. The PSE removes power from that output port if it detects loss of MPS for 300 ms or more. A valid MPS requires the PD to draw at least 10 mA and also have an ac impedance less than 26.25 kΩ in parallel with 0.05 µF. TI's reference designs meet the requirements necessary to maintain power.

**POWER GOOD**

The TPS2375-1 includes a power-good circuit that can be used to signal the PD circuitry that the load capacitor is fully charged. This pin is intended for use as an enable signal for downstream circuitry. If the converter tries to start up while inrush is active, and draws a current equal to the inrush limit, a latchup condition occurs in which the PD never successfully starts. Using the PG pin is the safest way to ensure that there are no undesired interactions between the inrush limit, the converter startup characteristic, and the size of the bulk capacitor.

The PG pin goes to an open-drain state approximately 150 µs after the inrush current falls 10% below the regulated value. PG pulldown current is only ensured when the voltage difference between VDD and RTN exceeds 4 V. This is not a limiting factor because the dc/dc converter should not be able to run from 4 V. The PG output is pulled to RTN whenever the MOSFET is disabled, is in inrush current limiting, or the voltage rises above 10 V.
Referencing PG to RTN simplifies the interface to the downstream dc/dc converter or other circuit because it is referenced to RTN, not VSS. Care must be used in interfacing the PG pin to the downstream circuits. The pullup to VDD shown in Figure 1 may not be appropriate for a particular dc/dc converter interface. The PG pin connects to an internal open-drain, 100-V transistor capable of sinking 2 mA to a voltage below 0.4 V. The PG pin can be left open if it is not used.

THERMAL PROTECTION

The controller may overheat after operation in inrush current-limit, or classification for an extended period of time, or if the ambient temperature becomes excessive. The TPS2375-1 protects itself by disabling the RTN and CLASS pins when the internal die temperature reaches about 140°C. It automatically restarts when the die temperature has fallen approximately 20°C. This process is referred to as thermal cycling. Thermal protection is active whenever the TPS2375 is not in detection.

Many PSEs do not recognize, and deactivate, a PD that fails with a short beyond the TPS2375-1, because the MPS criteria are satisfied. The TPS2375-1 continues thermal cycles under this condition to protect itself and other downstream components that repeatedly exceed the recommended junction temperature of 125°C. Short periods of thermal cycling do not significantly impact the reliability or life expectancy, but prolonged periods may. Other components in the power path can be overstressed if this condition exists for a prolonged time as well. Additional protection for parts that cannot take the repetitive overstress is provided by the TPS2375 with latch-off.

POWER SYSTEM DESIGN

The PSE is a power and current limited source, which imposes certain constraints on the PD power supply design. DC/DC converters have both a constant input power characteristic that causes them to draw high currents at low voltage, and they tend to go to a full input power mode during start-up that is often 25% or more above their rated power. Improper design of the power system can cause the PD to not start up with all combinations of Ethernet lines and PSE sources.

The following guidelines should be used:
1. Set the TPS2375-1 inrush to a moderate value as previously discussed.
2. Hold the dc/dc converter off during inrush as previously discussed.
3. The converter should have a softstart that keeps the peak input start-up current below 400 mA, and preferably only a modest amount over the operating current, with a 44-V PSE source and a 20-Ω loop.
4. If step 3 cannot be met, the bulk input capacitor should not discharge more than 8 V during converter start-up from a 400-mA limited, 44-V source with a 20-Ω line. Start-up must be completed in less than 50 mS.

Step 4 requires a balance between the converter output capacitance, load, and input bulk capacitance. While there are some cases which may not require all these measures, such as a 1-W PD with minimal converter output capacitance, it is always a good practice to follow them.

AUXILIARY POWER SOURCE ORING

Many PoE-capable devices are designed to operate from either a wall adapter or PoE power. A local power solution adds cost and complexity, but allows a product to be used regardless of PoE availability. Attempting to create solutions where the two power sources coexist in a specific controlled manner results in additional complexity, and is not generally recommended. Figure 18 demonstrates three methods of diode ORing external power into a PD. Option 1 inserts power on the output side of the PoE power conversion. Option 2 inserts power on the TPS2375-1 output. Option 3 applies power to the TPS2375-1 input. Each of these options has advantages and disadvantages. The wall adapter must meet a minimum 1500-Vac dielectric withstand test voltage to the ac input power and to ground for options 2 and 3.
Figure 18. Auxiliary Power ORing

Option 1 consists of ORing power to the output of the PoE dc/dc converter. This option is preferred in cases where PoE is added to an existing design that uses a low-voltage wall adapter. The relatively large PD capacitance reduces the potential for harmful transients when the adapter is plugged in. The wall adapter output may be grounded if the PD incorporates an isolated converter. This solution requires two separate regulators, but low-voltage adapters are readily available. The PoE power can be given priority by setting its output voltage above that from the auxiliary source.

Option 2 has the benefits that the adapter voltage may be lower than the TPS2375-1 UVLO, and that the bulk capacitor shown can control voltage transients caused by plugging in an adapter. The capacitor size and location are chosen to control the amount of ringing that can occur on this node, which can be affected by additional filtering components specific to a dc/dc converter design. The optional diode blocks the adapter voltage from reverse biasing the input, and allows a PoE source to apply power provided that the PSE output voltage is greater than the adapter voltage. The penalty of the diode is an additional power loss when running from PSE power. The PSE may not be able to detect and start powering without the diode. This means that the adapter may continue to power the PD until removed. Auxiliary voltage sources can be selected to be above or below the PoE operational voltage range. If automatic PoE precedence is desired when using the low-voltage auxiliary source, make sure that the TPS2375-1 inrush program limit is set higher than the maximum converter input current at its lowest operating voltage. It is difficult to use PG with the low-voltage auxiliary source because the converter must operate during a condition when the TPS2375-1 would normally disable it. Circuits may be designed to force operation from one source or the other depending on the desired operation and the auxiliary source voltage chosen. However, they are not recommended because they increase complexity and thus cost.

Option 3 inserts the power before the TPS2375-1. It is necessary for the adapter to meet the TPS2375-1 UVLO ton-run requirement and to limit the maximum voltage to 57 V. This option provides a valid power-good signal and simplifies power priority issues. The disadvantage of this method is that it is the most likely to cause transient voltage problems. Plugging a powered adapter in applies a step input voltage to a node that has little capacitance to control the dv/dt and voltage ringing. If the wall mount supply applies power to the PD before the PSE, it prevents the PSE from detecting the PD. If the PSE is already powering the PD when the auxiliary source is plugged in, priority is given to the higher supply voltage.
ESD

The TPS2375-1 has been tested using the surge of EN61000-4-2 in an evaluation module (EVM) using the circuit in Figure 1. The levels used were 8-kV contact discharge and 15-kV air discharge. Surges were applied between the RJ-45 and the dc EVM outputs, and between an auxiliary power input jack and the dc outputs. No failures were observed.

ESD requirements for a unit that incorporates the TPS2375-1 have much broader scope and operational implications than those used in TI’s testing. Unit level requirements should not be confused with EVM testing that only validated the TPS2375-1.

EXTERNAL COMPONENTS

Transformer

Nodes on an Ethernet network commonly interface to the outside world via an isolation transformer per IEEE 802.3 requirements (see Figure 1). For powered devices, the isolation transformer must include a center tap on the media (cable) side. Proper termination is required around the transformer to provide correct impedance matching and to avoid radiated and conducted emissions. Transformers must be specifically rated to work with the Ethernet chipset, and the IEEE 802.3af standard.

Input Diodes or Diode Bridges

The IEEE 802.3af requires the PD to accept power on either set of input pairs in either polarity. This requirement is satisfied by using two full-wave input bridge rectifiers as shown in Figure 1. Silicon p-n diodes with a 1-A or 1.5-A rating and a minimum breakdown of 100 V are recommended. Diodes exhibit large dynamic resistance under low-current operating conditions such as in detection. The diodes should be tested for their behavior under this condition. The diode forward drops must be less than 1.5 V at 500 μA and at the lowest operating temperature.

Input Capacitor

The IEEE 802.3af requires a PD input capacitance between 0.05 μF and 0.12 μF during detection. This capacitor should be located directly adjacent to the TPS2375-1 as shown in Figure 1. A 100-V, 10%, X7R ceramic capacitor meets the specification over a wide temperature range.

Load Capacitor

The IEEE 802.3af specification requires that the PD maintain a minimum load capacitance of 5 μF. It is permissible to have a much larger load capacitor, and the TPS2375-1 can charge in excess of 470 μF before thermal issues become a problem. However, if the load capacitor is too large, the PD design may violate IEEE 802.3af requirements.

If the load capacitor is too large, there can be a problem with inadvertent power shutdown by the PSE caused by failure to meet the MPS. This is caused by having a long input current dropout due to a drop in input voltage with a large capacitance-to-load ratio. The standard gives Equation 2:

\[ C \leq \frac{I_{(PD)} \times 180}{10 \text{ mA}} \quad (2) \]

where C is the bulk capacitance in μF and \( I_{(PD)} \) is the PD load current in mA.

A particular design may have a tendency to cause ringing at the RTN pin during startup, inadvertent hot-plugs of the PoE input, or plugging in a wall adapter. It is recommended that a minimum value of 1 μF be used at the output of the TPS2375-1 if downstream filtering prevents placing the larger bulk capacitor right on the output. When using ORing option 2, it is recommended that a large capacitor such as a 22 μF be placed across the TPS2375-1 output.
Transient Suppressor

Voltage transients on the TPS2375-1 can be caused by connecting or disconnecting the PD, or by other environmental conditions like ESD. The TPS2375-1 is specified to operate with absolute maximum voltages $V_{(VDD-VSS)}$ and $V_{(RTN-VSS)}$ of 100 V. A transient voltage suppressor, such as the SMAJ58A, should be installed after the bridge and across the TPS2375-1 input as shown in Figure 1. Various configurations of output filters and the insertion of local power sources across either the TPS2375-1 input or output have the potential to cause stresses outside the absolute maximum ratings of the device. Designers should be aware of this possibility and account for it in their circuit designs. For example, use adequate capacitance across the output to limit the magnitude of voltage ringing caused by downstream filters. Plugging an external power source across the output may cause ESD-like events. Some form of protection should be considered based on a study of the specific waveforms seen in an application circuit.

Layout

The layout of the PoE front end must use good practices for power and EMI/ESD. A basic set of recommendations include:

1. The parts placement must be driven by the power flow in a point-to-point manner such as RJ-45 → Ethernet transformer → diode bridges → TVS and 0.1-µF capacitor → TPS2375-1 → output capacitor.
2. There should not be any crossovers of signals from one part of the flow to another.
3. All leads should be as short as possible with wide power traces and paired signal and return.
4. Spacing consistent with safety standards like IEC60950 must be observed between the 48-V input voltage rails and between the input and an isolated converter output.
5. The TPS2375-1 should be over a local ground plane or fill area referenced to VSS to aid high-speed operation.
6. Large SMT component pads should be used on power dissipating devices such as the diodes and the TPS2375-1.

Use of added copper on local power and ground to help the PCB spread and dissipate the heat is recommended. Pin 4 of the TPS2375-1 has the lowest thermal resistance to the die.
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status</th>
<th>Package Draw Type</th>
<th>Package Qty</th>
<th>Op Temp (°C)</th>
<th>Device Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>HP4047PW</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
</tr>
<tr>
<td>TPS235PW-1</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>150</td>
</tr>
<tr>
<td>TPS235PW-1G4</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>150</td>
</tr>
<tr>
<td>TPS2375PW-1</td>
<td>ACTIVE</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
</tr>
<tr>
<td>TPS2377D-1</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
</tr>
<tr>
<td>TPS2377D-1G4</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>75</td>
</tr>
<tr>
<td>TPS2377DR-1</td>
<td>ACTIVE</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
</tr>
</tbody>
</table>

### Notes:

1. The marketing status values are defined as follows:
   - **ACTIVE**: Product device recommended for new designs.
   - **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
   - **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
   - **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
   - **OBSOLETE**: TI has discontinued the production of the device.

2. **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substances do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
   - **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
   - **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

3. **MSL, Peak Temp.**: The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

4. There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

5. Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2375PWR-1</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>330.0</td>
<td>12.4</td>
<td>7.0</td>
<td>3.6</td>
<td>1.6</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
<tr>
<td>TPS2377DR-1</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>330.0</td>
<td>12.4</td>
<td>6.4</td>
<td>5.2</td>
<td>2.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.*
<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS2375PWR-1</td>
<td>TSSOP</td>
<td>PW</td>
<td>8</td>
<td>2000</td>
<td>367.0</td>
<td>367.0</td>
<td>35.0</td>
</tr>
<tr>
<td>TPS2377DR-1</td>
<td>SOIC</td>
<td>D</td>
<td>8</td>
<td>2500</td>
<td>350.0</td>
<td>350.0</td>
<td>43.0</td>
</tr>
</tbody>
</table>

*All dimensions are nominal*
NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.
NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated