





TPS3808E SNVSCE0B - MAY 2023 - REVISED JANUARY 2024

TPS3808E Low-Quiescent-Current, Programmable-Delay Supervisory Circuit

1 Features

- Undervoltage monitoring for power rails
 - Reliable monitoring with high threshold accuracy (1% typical)
 - Fixed voltage threshold options from 0.9V to 5V
 - Adjustable voltage option available (0.405)
 - Separate Sense pin for monitoring and V_{DD} pin
 - Device temperature grade 1: -40°C to +125°C
- Miniature solution with ultra-low power consumption
 - 0.6µA typical guiescent current
 - Compact 6-pin SOT-23 package (2.99mm x 1.6mm)
- Highly configurable reset time delay to prevent unsafe power on
 - Adjustable from 1.25ms to 10s
- Separate Manual Reset Input (MR) to assert RESET output on demand

2 Applications

- Rack server motherboard
- **Electricity meter**
- DC-input BLDC motor drive
- AC drive power stage module
- Surgical equipment
- Single board computer

3 Description


The TPS3808E family of microprocessor supervisory circuits monitors system voltages from 0.4V to 5V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset (\overline{MR}) return above the respective thresholds.

The TPS3808E device uses a precision reference to achieve 0.5% threshold accuracy. The reset delay time can be set to 20ms by disconnecting the C_T pin, 300ms by connecting the C_T pin to V_{DD} using a resistor, or can be user-adjusted between 1.25ms and 10s by connecting the C_T pin to an external capacitor. The TPS3808E device has a very low typical quiescent current of 0.6µA, and is designed for battery-powered applications. The TPS3808E is available in the SOT-23 (6), and is fully specified over a temperature range of -40°C to 125°C (T_J).

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS3808E	SOT-23 (6)	2.90mm x 1.60mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.








Table of Contents

1 Features1	8.4 Device Functional Modes13
2 Applications1	9 Application and Implementation14
3 Description1	9.1 Application Information14
4 Device Voltage Thresholds3	9.2 Typical Application14
5 Pin Configuration and Functions4	9.3 Power Supply Recommendations16
6 Specification5	
6.1 Absolute Maximum Ratings5	
6.2 ESD ratings5	10.1 Device Support17
6.3 Recommended Operating Conditions5	10.2 Documentation Support17
6.4 Thermal Information5	10.3 Receiving Notification of Documentation Updates 17
6.5 Electrical Characteristics6	10.4 Support Resources17
6.6 Timing Requirements7	10.5 Trademarks17
6.7 Timing Diagram7	10.6 Electrostatic Discharge Caution17
7 Typical Characteristics 8	10.7 Glossary17
8 Detailed Description10	11 Revision History 17
8.1 Overview10	12 Mechanical, Packaging, and Orderable
8.2 Functional Block Diagram10	Information18
8.3 Feature Description11	



4 Device Voltage Thresholds

The following table shows the nominal rail to be monitored and the corresponding threshold voltage of the device.

PART NUMBER	NOMINAL SUPPLY VOLTAGE	THRESHOLD VOLTAGE (V _{IT})
TPS3808EG01	Adjustable	0.405V
TPS3808EG09	0.9V	0.84V
TPS3808EG12	1.2V	1.12V
TPS3808EG125	1.25V	1.16V
TPS3808EG15	1.5V	1.40V
TPS3808EG18	1.8V	1.67V
TPS3808EG19	1.9V	1.77V
TPS3808EG25	2.5V	2.33V
TPS3808EG30	3V	2.79V
TPS3808EG33	3.3V	3.07V
TPS3808EG50	5V	4.65V



5 Pin Configuration and Functions




Figure 5-1. DBV Package 6-Pin SOT-23 Top View

Table 5-1. Pin Functions

PIN		1/0	DESCRIPTION
NAME	SOT-23	"0	DESCRIPTION
Ст	4	I	Reset period programming pin. Connecting this pin to V_{DD} through a $40k\Omega$ to $200k\Omega$ resistor or leaving it open results in fixed delay times. Connecting this pin to a ground referenced capacitor \geq 130pF gives a user-programmable delay time.
GND	2	_	Ground
MR	3	I	Driving the manual reset pin (\overline{MR}) low asserts \overline{RESET} . \overline{MR} is internally tied to V_{DD} by a $90k\Omega$ pull-up resistor.
RESET	1	0	$\overline{\text{RESET}}$ is an open-drain output that is driven to a low-impedance state when $\overline{\text{RESET}}$ is asserted (either the SENSE input is lower than the threshold voltage (V _{IT}) or the $\overline{\text{MR}}$ pin is set to a logic low). $\overline{\text{RESET}}$ remains low (asserted) for the reset period after both SENSE is above V _{IT} and $\overline{\text{MR}}$ is set to a logic high. A pull-up resistor from 10kΩ to 1MΩ must be used on this pin, this allows the reset pin to attain voltages higher than V _{DD} .
SENSE	5	I	This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage V_{IT} , then $\overline{\text{RESET}}$ is asserted.
V_{DD}	6	I	Supply voltage. For good analog design, place a 0.1µF ceramic capacitor close to this pin.



6 Specification

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	<i>y</i>			
		MIN	MAX	UNIT
Voltage	$V_{DD}, V_{CT}, V_{\overline{RESET}}, V_{\overline{MR}}, V_{SENSE}$	-0.3	6.5	V
Current	I _{RESET}		±5	mA
	Operating junction temperature, T _J	-40	150	°C
Temperature (2)	Operating free-air temperature, T _A	-40	150	°C
	Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond values listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

6.2 ESD ratings

			VALUE	UNIT
	V _(ESD)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V_{DD}	Supply pin voltage	1.7	6	V
V _{SENSE}	Input pin voltage	0	6	V
V _{CT}	CT pin voltage		V_{DD}	V
$V_{\overline{MR}}$	MR pin Voltage	0	6	V
V _{RESET}	Output pin voltage	0	6	V
I _{RESET}	Output pin current	0	5	mA
TJ	Junction temperature (free-air temperature)	-40	125	°C

6.4 Thermal Information

Copyright © 2024 Texas Instruments Incorporated

		TPS3808E	
	THERMAL METRIC ⁽¹⁾	DBV (SOT23-6)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	210.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	131.5	°C/W
R _{0JB}	Junction-to-board thermal resistance	91.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	67.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	91.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

At 1.7 V \leq V_{DD} \leq 6 V, CT = $\overline{\text{MR}}$ = Open, $\overline{\text{RESET}}$ Voltage (V_{RESET}) = 100 k Ω to V_{DD}, $\overline{\text{RESET}}$ load = 50pF, and over the operating free-air temperature range of -40°C to 125°C, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Supply Voltage		1.7		6	V
V_{POR}	Power on reset voltage ⁽²⁾	$V_{OL}(max) = 0.25 \text{ V}, I_{OUT} = 15 \mu\text{A}$			1	V
V _{IT-(UV)}	Negative-going threshold accuracy	Fixed threshold TPS3808EG01	-2	±1	2	%
V _{IT-(UV)}	Negative-going threshold accuracy		-1.5	±0.5	1.5	%
V _{HYS}	Hysteresis Voltage ⁽¹⁾	Fixed Vth		1	2.5	%
V _{HYS}	Hysteresis Voltage ⁽¹⁾	Adjustable Vth		1	2.5	%
I _{DD}	Supply current	VDD = 3.3 V		0.6	1.5	μΑ
I _{DD}	Supply current	VDD = 6 V		0.6	1.5	μΑ
I _{SENSE}	Input current, SENSE pin	V _{SENSE} = V _{IT} , TPS3808EG01	-25		25	nA
I _{SENSE}	Input current, SENSE pin	V _{SENSE} = 6 V, Fixed Versions		0.75	1.25	μA
V _{OL}	Low level output voltage	1.7 V ≤ V _{DD} < 6 V, I _{OUT} = 1 mA			400	mV
I _{LKG}	Open drain output leakage current	V _{DD} = V _{RESET} = 6 V			300	nA
$V_{\overline{MR}_L}$	MR logic low input				0.3 V _{DD}	V
$V_{\overline{MR}_H}$	MR logic high input		0.7 V _{DD}			V
R _{MR}	Manual reset Internal pullup resistanc	е		90		ΚΩ

Hysteresis is with respect of the tripoint $V_{\text{IT-(UV)}}$. V_{POR} is the minimum V_{DD} voltage level for a controlled output state.



6.6 Timing Requirements

At 1.7 V \leq V_{DD} \leq 6 V, CT = \overline{MR} = Open, \overline{RESET} Voltage (V_{RESET}) = 100 k Ω to V_{DD}, \overline{RESET} load = 50pF, and over the operating free-air temperature range of -40°C to 125°C, unless otherwise noted. Typical values are at T_J = 25°C.

			MIN	NOM	MAX	UNIT
t _D	Reset time delay	CT = Open	12	20	28	ms
t _D	Reset time delay	CT = V _{DD}	180	300	420	ms
t _D	Reset time delay	CT = 130pF	0.75	1.25	1.75	ms
t _D	Reset time delay	CT = 150 nF		0.83		s
t _{PD}	Propagation detect delay ⁽¹⁾ (2)			30	50	μs
t _{SD}	Startup delay ⁽³⁾			300		μs
t _{GI (VIT-)}	Glitch Immunity undervoltage V _{IT-(UV)} , 5% Overdrive ⁽¹⁾			5		μs
t _{GI (MR)}	Glitch Immunity MR pin			50		ns
t _{PD (MR)}	Propagation delay from MR low to assert RESET			500		ns

- (1) 5% Overdrive from threshold. Overdrive % = $[V_{SENSE} V_{IT}] / V_{IT}$; Where V_{IT} stands for $V_{IT-(UV)}$
- (2) t_{PD} measured from threhold trip point $(V_{IT-(UV)} \text{ or } V_{IT+(OV)})$ to $\overline{RESET} V_{OL}$ voltage
- Ouring the power-on sequence, V_{DD} must be at or above $V_{DD \text{ (MIN)}}$ for at least $t_{SD} + t_D$ before the output is in the correct state.

6.7 Timing Diagram





Figure 6-1. Timing Diagram




7 Typical Characteristics

At T_J = 25°C, V_{DD} = 3.3V, R_{LRESET} = 100k Ω , and C_{LRESET} = 50pF, unless otherwise noted.



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated





8 Detailed Description

8.1 Overview

The TPS3808E microprocessor supervisory product family is a low quiescent current single channel supervisor which has programmable delay time and manual reset features. TPS3808E is designed to assert a $\overline{\text{RESET}}$ signal when either the SENSE pin voltage drops below V_{IT} or the manual reset $(\overline{\text{MR}})$ is driven low. The $\overline{\text{RESET}}$ output remains asserted for a user-adjustable time after both the manual reset $(\overline{\text{MR}})$ and SENSE voltages return above their respective thresholds.

TPS3808E product family comes with fixed threshold options, which eliminates the need of external resistor divider and can monitor the standard voltage rails from 0.9V to 5V, and adjustable threshold option, which can monitor down to 0.4V with both high threshold accuracy. By connecting an external resistor divider, the adjustable version also can also monitor standard voltage rails.

8.2 Functional Block Diagram




Figure 8-1. Adjustable Voltage Version




Figure 8-2. Fixed Voltage Version

Product Folder Links: TPS3808E

Submit Document Feedback

8.3 Feature Description

A broad range of voltage threshold and reset delay time adjustments are available for the TPS3808E device, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82V to 3.3V or from 4.4V to 5V, while the adjustable variant can be set to any voltage above 0.405V using an external resistor divider. Two preset delay times are also user-selectable: connecting the C_T pin to V_{DD} results in a 300ms reset delay, whereas leaving the C_T pin open yields a 20ms reset delay. In addition, connecting a capacitor between C_T and GND allows the designer to select any reset delay period from 1.25ms to 10s.

8.3.1 SENSE Input

The SENSE input provides a pin at which any system voltage can be monitored. If the voltage on this pin drops below V_{IT} , then \overline{RESET} is asserted. The comparator has a built-in hysteresis to ensure smooth \overline{RESET} assertions and de-assertions. It is good analog design practice to put a 1nF to 10nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3808E device is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive.

The adjustable variant can be used to monitor any voltage rail down to 0.405V using the circuit shown in Figure 8-3.




Figure 8-3. Using the TPS3808EG01 to Monitor a User-Defined Threshold Voltage

8.3.2 Selecting the RESET Delay Time

The TPS3808E has three options for setting the \overline{RESET} delay time as shown in Figure 8-4. Figure 8-4 (a) shows the configuration for a fixed 300ms typical delay time by tying C_T to V_{DD} ; a resistor from $40k\Omega$ to $200k\Omega$ must be used. Supply current is not affected by the choice of resistor. Figure 8-4 (b) shows a fixed 20ms delay time by leaving the C_T pin open. Figure 8-4 (c) shows a ground referenced capacitor connected to C_T for a user-defined program time between 1.25ms and 10s.




Figure 8-4. Configuration Used to Set the RESET Delay Time

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

The capacitor C_T must be \geq 100pF nominal value for the TPS3808Exxx to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using Equation 1.

$$C_T (nF) = [t_D (s) - 0.5 \times 10^{-3} (s)] \times 175$$
 (1)

The reset delay time is determined by the time it takes an on-chip precision 220nA current source to charge the external capacitor to the internal threshold. When a $\overline{\text{RESET}}$ is asserted, the capacitor is discharged. When the $\overline{\text{RESET}}$ conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches higher than the internal threshold, $\overline{\text{RESET}}$ is deasserted. Note that a low-leakage type capacitor such as a ceramic must be used, and that stray capacitance around this pin may cause errors in the reset delay time.

8.3.3 Manual RESET (MR) Input

The manual reset (\overline{MR}) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3 V_{DD}) on \overline{MR} causes \overline{RESET} to assert. After \overline{MR} returns to a logic high and SENSE is above the reset threshold, \overline{RESET} is de-asserted after the user-defined reset delay expires. Note that \overline{MR} is internally tied to V_{DD} using a 90k Ω resistor, so this pin can be left unconnected if \overline{MR} is not used.

See Figure 8-5 for how \overline{MR} can be used to monitor multiple system voltages. Note that if the logic signal driving \overline{MR} does not go fully to V_{DD} , there is some additional current draw into V_{DD} as a result of the internal pullup resistor on \overline{MR} . To minimize current draw, a logic-level FET can be used as illustrated in Figure 8-6.




Figure 8-5. Using MR to Monitor Multiple System Voltages




Figure 8-6. Using an External MOSFET to Minimize I_{DD} When MR Signal Does Not Go to V_{DD}

8.3.4 RESET Output

 $\overline{\text{RESET}}$ remains high (unasserted) as long as SENSE is above the threshold (V_{IT}) and the manual reset ($\overline{\text{MR}}$) is logic high. If either SENSE falls below V_{IT} or $\overline{\text{MR}}$ is driven low, $\overline{\text{RESET}}$ is asserted, driving the $\overline{\text{RESET}}$ pin to a low impedance.

Once $\overline{\text{MR}}$ is again logic high and SENSE is above $V_{\text{IT}} + V_{\text{HYS}}$ (the threshold hysteresis), a delay circuit is enabled that holds $\overline{\text{RESET}}$ low for a specified reset delay period. Once the reset delay has expired, the $\overline{\text{RESET}}$ pin goes to a high impedance state. The pullup resistor from the open-drain $\overline{\text{RESET}}$ to the supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than V_{DD} (up to 6V). The pullup resistor must be no smaller than $10k\Omega$ as a result of the finite impedance of the $\overline{\text{RESET}}$ line.

8.4 Device Functional Modes

Table 8-1. Truth Table

MR	SENSE > V _{IT}	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н

8.4.1 Normal Operation $(V_{DD} > V_{DD(min)})$

When V_{DD} is greater than $V_{DD(min)}$, the \overline{RESET} signal is determined by the voltage on the SENSE pin and the logic state of \overline{MR} .

- MR high: When the voltage on V_{DD} is greater than 1.7V for a time of the selected t_D, the RESET signal corresponds to the voltage on SENSE relative to V_{IT}.
- MR low: in this mode, RESET is held low regardless of the value of the SENSE pin.

8.4.2 Above Power-On Reset but Less Than $V_{DD(min)}$ ($V_{POR} < V_{DD} < V_{DD(min)}$)

When the voltage on V_{DD} is less than the device $V_{DD(min)}$ voltage, and greater than the power-on reset voltage (V_{POR}) , the \overline{RESET} signal is asserted and low impedance, respectively, regardless of the voltage on the SENSE pin.

8.4.3 Below Power-On Reset ($V_{DD} < V_{POR}$)

When the voltage on V_{DD} is lower than the required voltage (V_{POR}) needed to internally pull the asserted output to GND, \overline{RESET} is undefined and should not be relied upon for proper device function.

Copyright © 2024 Texas Instruments Incorporated

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

9.2 Typical Application

A typical application of the TPS3808E used with a 3.3V processor is shown in Figure 9-1. The open-drain RESET output is typically connected to the RESET input of a microprocessor. A pullup resistor must be used to hold this line high when RESET is not asserted. The RESET output is undefined for voltage below 0.8V, but this characteristic is normally not a problem because most microprocessors do not function below this voltage.




Figure 9-1. Typical Application of the TPS3808E With a C2000 Processor

9.2.1 Design Requirements

The TPS3808E is intended to drive the \overline{RESET} input of a microprocessor. The \overline{RESET} pin is pulled high with a $100k\Omega$ resistor and the reset delay time is controlled by C_T depending on the reset requirement times of the microprocessor. In this case, C_T is left open for a typical reset delay time of 20ms.

9.2.2 Detailed Design Procedure

The primary constraint for this application is the reset delay time. In this case, because C_T is open, it is set to 20ms. A $0.1\mu F$ decoupling capacitor is connected to the V_{DD} pin and a $100k\Omega$ resistor is used to pull up the RESET pin high. The \overline{MR} pin can be connected to an external signal if desired.



9.2.2.1 Immunity to SENSE Pin Voltage Transients

The TPS3808E is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients depends on threshold overdrive. Threshold overdrive is defined by how much the V_{SENSE} exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the \overline{RESET} response. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 2:

Overdrive =
$$|(V_{SENSE} / V_{IT} - 1) \times 100\%|$$
 (2)

where:

• V_{IT} is the threshold voltage.

9.2.3 Application Curve




Figure 9-2. Reset Time Delay




Figure 9-3. Propogation Detect Delay



9.3 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 1.7V and 6V. Use a low-impedance power supply to eliminate inaccuracies caused by current changes during the voltage reference refresh.


9.4 Layout

9.4.1 Layout Guidelines

Make sure the connection to the V_{DD} pin is low impedance. Place a $0.1\mu F$ ceramic capacitor near the V_{DD} pin. If no capacitor is connected to the C_T pin, parasitic capacitance on this pin must be minimized so the \overline{RESET} delay time is not adversely affected.

9.4.2 Layout Example

The layout example in Figure 9-4 shows how the TPS3808E is laid out on a printed circuit board (PCB) for a 20ms delay.



Vias used to connect pins for application-specific connections

Figure 9-4. Layout Example for a 20ms Delay



10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

10.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS3808E. The TPS3808EG01DBVEVM evaluation module can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore and is compatable with the TPS3808E. TPS3808E sampled should be ordered and used to replace the existing TPS3808 device for testing.

10.2 Documentation Support

10.2.1 Related Documentation

The following related documents are available for download at www.ti.com:

- Application note. Optimizing Resistor Dividers at a Comparator Input. Literature number SLVA450.
- Application note. Sensitivity Analysis for Power Supply Design. Literature number SLVA481.
- TPS3808EG01DBVEVM Evaluation Module User Guide. Literature number SBVU015.

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision A (November 2023) to Revision B (December 2023)				
•	Removed Automotive bullet	1			
•	Removed Min and Max values for RMR	6			

Product Folder Links: TPS3808E

Copyright © 2024 Texas Instruments Incorporated



Changes from Revision * (May 2023) to Revision A (November 2023)					
•	Production Data Release	1			

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 31-Jan-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS3808EG01DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	EG01	Samples
TPS3808EG18DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	EG18	Samples
TPS3808EG33DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	EG33	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 31-Jan-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3808E:

Automotive: TPS3808E-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 3-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3808EG01DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808EG01DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808EG18DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808EG18DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808EG33DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808EG33DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 3-Feb-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3808EG01DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808EG01DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808EG18DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808EG18DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808EG33DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3808EG33DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated