











TPS62510

SLVS651B-MAY 2006-REVISED DECEMBER 2015

TPS62510 1.5-A, Low V_{IN} High Efficiency Step-Down Converter


Features

- 1.8-V to 3.8-V Input Voltage Range
- Up to 96% High Efficiency Synchronous Step-Down Converter
- 1.5-MHz Fixed Frequency PWM Operation
- 1% Output Voltage Accuracy in Fixed Frequency **PWM Mode**
- Power Save Mode Operation for High Efficiency Over the Entire Load Current Range
- 22-µA Quiescent Current
- Adjustable Output Voltage
- Output Voltage Tracking (OVT) for Reliable Sequencing
- Available in a 3-mm × 3-mm 10-Pin VSON Package

Applications

- Portable Devices (Mobile Phone, Smartphone)
- 2-Cell NiMHd/Alkaline Applications
- Hard Disc Drives
- Point-of-Load Regulation
- **Notebook Computers**
- WiMAX and WLAN Applications

Typical Application Schematic



3 Description

The TPS62510 is a high-efficiency step-down converter targeted for operation from a 1.8-V to 3.8-V input voltage rail, ideally suited for 2-cell alkaline or NiMHd applications. The TPS62510 is also ideal as a point-of-load regulator running from a fixed 3.3-V, 2.5-V, or 1.8-V input voltage rail.

The converter operates in fixed frequency pulse width modulation (PWM) mode switching at 1.5 MHz with the MODE pin high. Pulling the MODE pin low enables the high efficiency mode. In high efficiency mode, the device operates with a 1.5-MHz fixed frequency PWM at nominal load current, and automatically enters the power save mode at light load currents. For maximum system reliability, the converter features output voltage tracking using the OVT pin to allow sequencing, and to allow for the output voltage to track an external voltage applied to this pin.

The TPS62510 is available in a 3-mm x 3-mm 10-pin VSON package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62510	VSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Load Current






Table of Contents

1	Features 1		7.4 Device Functional Modes	10
2	Applications 1	8	Application and Implementation	12
3	Description 1		8.1 Application Information	12
4	Revision History2		8.2 Typical Application	12
5	Pin Configuration and Functions		8.3 System Example	1
6	Specifications4	9	Power Supply Recommendations	18
•	6.1 Absolute Maximum Ratings	10	Layout	18
	6.2 ESD Ratings		10.1 Layout Guidelines	18
	6.3 Recommended Operating Conditions		10.2 Layout Example	19
	6.4 Thermal Information	11	Device and Documentation Support	
	6.5 Electrical Characteristics		11.1 Community Resources	20
	6.6 Typical Characteristics		11.2 Trademarks	20
7	Detailed Description 7		11.3 Electrostatic Discharge Caution	20
•	7.1 Overview		11.4 Glossary	20
	7.2 Functional Block Diagram 8	12	Mechanical, Packaging, and Orderable	20
	7.3 Feature Description 8			2

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2009) to Revision B

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section


Changes from Original (May 2006) to Revision A

Page

- Added Note 4 to the Electrical Characteristics Table Min/Max values established by characterization and not production tested.



5 Pin Configuration and Functions



The exposed thermal pad is connected to AGND.

Pin Functions

PIN I/O		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
SW	1	_	Switch pin of the converter. The inductor is connected here.	
PGND	2	_	Power ground for the converter	
AGND	3	_	Analog ground connection	
FB	4	I	Feedback voltage sense input. Connect directly to V _{OUT} or to the midpoint of an external voltage divider for the adjustable version.	
OVT	5	ı	Output voltage tracking input. The signal applied to this pin is used as reference voltage overriding the internal reference voltage when it is below the internal 0.6-V reference. If this feature is not used, the OVT pin is connected to $V_{\rm IN}$.	
EN	6	I	Enable pin. A logic high enables the regulator, a logic low disables the regulator. This pin needs to be terminated and not left floating.	
MODE	7	ı	This pin is used to force fixed frequency PWM operation or to synchronize the device to an external clock signal. With MODE = High, the device is forced into 1.5-MHz fixed frequency PWM operation. With MODE = Low, the device automatically enters the power save mode at light load currents.	
PG	8	0	Power good indication. This is a open drain output that is low when the device is disabled or the output voltage drops 10% below target.	
AVIN	9	_	Power supply for control circuitry. Must be connected to the same voltage supply as PVIN through RC filter.	
PVIN	10	_	Input voltage for the power stage. VIN must be connected to the same voltage supply as AVIN.	
Exposed Thermal Pad	C2	_	Connect the exposed thermal pad to analog ground AGND.	



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Vs	Supply voltage at PVIN, AVIN	-0.3	4	V
	Voltage at EN, MODE, OVT, FB, PG ⁽²⁾	-0.3	4	V
	Voltage at SW ⁽²⁾	-0.3	$V_{IN} + 0.3$	V
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage on pins PVIN and AVIN	1.8		3.8	V
V _{OUT}	Output voltage	0.6		V_{IN}	V
I _{OUT}	Output current, V _{IN} = 1.8 V to 3.6 V			1500	mA
L	Inductor value		2.2		μΗ
C _{IN}	Input capacitor value ⁽¹⁾		10		μF
C _{OUT}	Output capacitance value ⁽¹⁾		22		μF
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

⁽¹⁾ See Application and Implementation for more information.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DRC [VSON]	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	48.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	71.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

 $V_{IN} = 3.3 \text{ V}$, OVT = EN = V_{IN} , MODE = GND, $T_A = -40^{\circ}\text{C}$ to 85°C, typical values are at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT						
V _{IN}	Input voltage			1.8		3.8	V
I _(q)	Power save mode quiescent curre AVIN + PVIN	ent	FB = FB nominal + 5%, MODE = Low		22	30	μΑ
(1)	PWM Mode quiescent current into	AVIN	MODE = High		4.4	5	mA
I _(SD)	Shutdown current into PVIN + AV	IN	EN = Low, SW = GND		0.1	5	μΑ
UVLO	Undervoltage lockout threshold at	AVIN	V _(AVIN) falling ⁽¹⁾		1.55	1.58	V
	Undervoltage lockout hysteresis				150		mV
т	Thermal shutdown threshold		Increasing junction temperature		160		°C
T _(SD)	Thermal shutdown hysteresis				20		°C
CONTR	OL SIGNALS EN, MODE						
V _{IH}	High level input voltage		V = 4.9 V to 2.9 V	1.2			V
V_{IL}	Low level input voltage		V _{IN} = 1.8 V to 3.8 V			0.4	V
I _{IB}	Input bias current				0.01	0.1	μA
	MODE synchronization range			1.15		2.25	MHz
t _(sync)	Duration of high or low level for sy	nchronization signal	2)	75			ns
OUTPU	T VOLTAGE TRACKING (OVT)						
I _{IB}	Input bias current				0.001	0.05	μA
Vos	OVT offset voltage		V _{OS} = V(OVT) - V(FB), 0.1 V < V(OVT) < 0.5 V	-15		15	mV
POWER	GOOD (PG)					,	-
$V_{(th)}$	Power good threshold		Feedback voltage rising	–7% V _{OUT}	–5% V _{OUT}	–3% V _{OUT}	٧
()	Power good hysteresis			2% V _{OUT}		7% V _{OUT}	V
V _{OL}	Low level voltage		I _(PG) = 1 mA			0.3	V
I _{lkg}	Power good leakage current		V _(PG) = 3.8 V		1	100	nA
OUTPU	Т						
<u> </u>	D shared MOSET as assistance		V _{IN} = V _(GS) = 1.8 V			330	0
R _{DS(on)}	P-channel MOSFET on-resistance)	$V_{IN} = V_{(GS)} = 3.3 \text{ V}$		120	170	mΩ
I _{lkg}	P-channel leakage current		V _{IN} = 3.6 V			10	μA
_			V _{IN} = V _(GS) = 1.8 V			200	
R _{DS(on)}	N-channel MOSFET on-resistance		V _{IN} = V _(GS) = 3.3 V		80	130	mΩ
I _{lkg}	N-channel leakage current		V _(DS) = 3.6 V			10	μA
I _F	Forward current limit (P- and N-ch	annel)	1.8 V < V _{IN} < 3.8 V	1.75	2	2.25	Α
fs	Oscillator frequency		MODE = High	1.3	1.5	1.7	MHz
V_{ref}	Reference voltage				0.6		V
			$V_{IN} = (V_{OUT} + 0.3 \text{ V}) \text{ to } 3.8 \text{ V}$	-2%		5%	
V	[3]	PFM operation	$\begin{aligned} &V_{\text{IN}} = (V_{\text{OUT}} + 0.2 \text{ V}) \text{ to } 3.8 \text{ V}; V_{\text{OUT}} = 1.8 \text{ V}, \\ &C_2 = 15 \text{ µF}, \text{ L}_1 = 2.1 \text{ µH (effective values),} \\ &I_{\text{OUT}} = 0 \text{ mA to } 150 \text{ mA} \end{aligned}$	-2%		2.5%	
V _{FB}	Feedback voltage (3)		$\begin{aligned} &V_{\text{IN}} = (V_{\text{OUT}} + 0.3 \text{ V}) \text{ to } 3.8 \text{ V; } V_{\text{OUT}} = 2.5 \text{V, } ^{(4)} \\ &C_2 = 15 \mu\text{F, } L_1 = 2.1 \mu\text{H (effective values),} \\ &I_{\text{OUT}} = 0 \text{ mA to } 150 \text{ mA} \end{aligned}$	-1.3%		2.3%	
		PWM operation	$V_{IN} = V_{OUT} + 0.3 \text{ V}$	-1%		1%	
I _{FB}	Feedback bias current		V _(FB) = 0.6 V, EN = High		0.001	0.05	μΑ
	Line Regulation		$V_{\rm IN} = V_{\rm OUT} + 0.3$ V (minimum 1.8 V) to 3.8 V; $I_{\rm OUT} = 800$ mA		0		%/V
	Load Regulation		I _{OUT} = 10 mA to 1500 mA, PWM mode		0.1		%/A
t _{SS}	Soft start time		V _{OUT} ramping from 5% to 95% of nominal value		750		μs

 ⁽¹⁾ The undervoltage lockout threshold is detected at the AVIN pin. Current through the RC filter causes a UVLO trip at higher V_{IN}
 (2) The minimum and maximum duty cycle applied to the MODE pin is calculated as:

 $D(min) = 75 \text{ ns} \times f_{(sync)}$ and $D(max) = 1 - 75 \text{ ns} \times f_{(sync)}$. When using the output voltage tracking function, the feedback regulates to the voltage applied to OVT as long as the OVT < 0.6 V.

Minimum and maximum values established by characterization and not production tested. Includes line and load regulation in PFM mode operation. For the measurements, a proper PCB layout and usage of recommended inductors and capacitors are essential.



Electrical Characteristics (continued)

 $V_{IN} = 3.3 \text{ V}$, OVT = EN = V_{IN} , MODE = GND, $T_A = -40 ^{\circ}\text{C}$ to 85°C, typical values are at $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Leakage resistance from SW pin to GND	$V_{IN} > V_{OUT}, 0 \ V \le V_{(SW)} \le V_{IN}$	700	1000		kΩ
Leakage resistance from FB pin to GND	EN = Low	17	23		K12

6.6 Typical Characteristics




Figure 1. No Load Quiescent Current vs Input Voltage, MODE = Low




Figure 2. No Load Quiescent Current vs Input Voltage, MODE = High




Figure 3. Frequency vs Temperature





Figure 4. PMOS $R_{DS(on)}$ vs Input Voltage






Figure 6. FB Offset vs Voltage ON V_{OUT}

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



7 Detailed Description

7.1 Overview


The TPS62510 has two target areas of operation. The high efficiency area is defined when the MODE pin is held low. In this condition, the converter operates at typically 1.5-MHz fixed frequency pulse width modulation (PWM) mode at moderate to heavy load currents. At light load currents, the converter automatically enters power save mode and operates with pulse frequency modulation (PFM) mode. Low noise operation is defined when the MODE pin is held high. In this condition, the converter is forced into fixed frequency PWM mode and runs at 1.5 MHz. The converter is capable of delivering 1.5-A output current.

The TPS62510 can also be synchronized to an external clock in the frequency range between 1.15 MHz and 2.25 MHz. Synchronization is aligned with the falling edge of the incoming clock signal. This allows simple synchronization of two step-down converters running 180° out of phase reducing overall input RMS current.

During PWM operation, the converters use a unique fast response voltage mode control scheme with input voltage feed-forward to achieve good line, and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on, and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead time, which is used to prevent shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal turning off the N-channel rectifier, and turning on the P-channel switch.



7.2 Functional Block Diagram



A. R1 and R2 are only used for the fixed output voltage version.

7.3 Feature Description

7.3.1 Output Voltage Tracking (OVT)

In applications where a processor or FPGA is powered, it is important that the I/O voltage and core voltage start-up in a controlled way to avoid possible processor and FPGA latch-up. To implement this, the TPS62510 has an output voltage tracking feature where the internal reference voltage for the error amplifier follows the voltage applied to OVT, until OVT reaches V_{ref} . V_{ref} is the nominal internal reference voltage, typically 0.6 V. Figure 7 shows a typical application where an external voltage (V1) is applied to OVT pin using a resistor divider.



Feature Description (continued)




Figure 7. Output Voltage Tracking, V2 Tracks V1

In this application, the output voltage (V2) of the TPS62510 tracks the voltage (V1) as long as the OVT voltage is smaller than the internal device reference voltage, $V_{ref} = 0.6$ V. Depending on the resistor divider (R3, R4), the tracking can be adjusted. V2 can rise faster, at the same timer, or slower than V1.




Figure 8. V2 Comes Up Before V1

Simultaneous tracking is achieved when the resistor divider (R3/R4) is equal to the resistor divider of the TPS65210.

$$\frac{R3}{R4} = \frac{V2 - V_{ref}}{V_{ref}} = \frac{1.5 \, V - 0.6 \, V}{0.6 \, V} = 1.5$$

$$V2_{(tracking)} = V_{(OVT)} \times \frac{V2}{V_{ref}} = V1 \times \frac{R4}{R3 + R4} \times \frac{V2}{V_{ref}} = V1 \frac{200 \, k}{300 \, k + 200 \, k} \times \frac{1.5 \, V}{0.6 \, V} = V1$$
(2)

If V2 needs to rise before V1, then R4 must be increased as shown in Figure 9.




Figure 9. Simultaneous Tracking of V2 and V1

Feature Description (continued)

If V2 needs to rise after V1, then R4 must be decreased as shown in Figure 10.




Figure 10. V2 Comes Up After V1

7.3.2 Power Good

The power good output can be used for sequencing purposes, enabling a separate regulator once the output voltage is reached, or to indicate that the output voltage is in regulation. When the device is disabled, the PG pin is pulled low by the internal open-drain output transistor. Internally, the TPS62510 compares the feedback voltage FB to the nominal reference voltage of typically 0.6 V. If the feedback voltage is more than 95% of this value then the power good output goes high impedance. If the feedback voltage is less than 90% of the reference voltage then PG pin is pulled low.

7.3.3 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages. It disables the converter. The UVLO circuit monitors the AVIN pin, the falling threshold is set internally to 1.55 V with 150-mV hysteresis. Note that when the DC/DC converter is running, there is an input current at the AVIN pin, which is up to 5 mA when in PWM mode. This current must be taken into consideration if an external RC filter is used at the AVIN pin to remove switching noise from the TPS62510 internal analog circuitry supply.

7.3.4 Thermal Shutdown

As soon as the device junction temperature exceeds 160°C (typical), all switching activity ceases and both high-side and low-side power transistors are off. The device continues operation once the temperature fall to 20°C (typical) below its thermal shutdown threshold of 160°C.

7.4 Device Functional Modes

7.4.1 Soft Start

The converter has an internal soft start circuit that limits the inrush current during start-up. The soft start is realized by using a low current to control the output of the error amplifier during start-up. The soft start time is typically 750 µs to ramp the output voltage to 95% of the final target value. There is a short delay of typically 120 µs between the converter being enabled and switching activity actually starting. See the typical soft start characteristic shown in Figure 20.

7.4.2 100% Duty Cycle Low Dropout Operation

The TPS62510 converter offers a low input to output voltage difference while maintaining operation with the use of the 100% duty cycle mode. In this mode, the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the entire battery voltage range. The minimum input voltage required to maintain DC regulation depends on the load current and output voltage, as shown in Equation 3.

$$V_I \min = V_O \min + I_O \max x \left(r_{DS(on)} \max + R_L\right)$$

where

- I_Omax = Maximum load current (Note: ripple current in the inductor is zero under these conditions)
- R_{DS(on)}max = Maximum P-channel switch R_{DS(on)}



Device Functional Modes (continued)

- RL = DC resistance of the inductor
- V_Omin = Nominal output voltage minus 2% tolerance limit

(3)

7.4.3 Power Save Mode Operation (MODE)

When the MODE pin is connected to GND, the device automatically enters the power save mode when the average output current reaches the appropriate threshold. This reduces the switching frequency and minimum quiescent current, maintaining efficiency over the entire load current range. For low noise operation, the device can be forced into fixed frequency PWM mode operating at 1.5 MHz over the entire load current range. This is done by pulling the MODE pin high.

Many applications require a low output ripple voltage during power save mode. This is accomplished by a single threshold PFM comparator which allows control of the output voltage ripple in power save mode. The larger the output capacitor value, the smaller the output voltage ripple (see Figure 19). During power save mode, the device monitors the output voltage with the PFM comparator. As soon as the output voltage falls below the nominal output voltage, the device starts switching for a minimum of 1 μ s (typical), or until the output voltage is above the nominal output voltage.

7.4.4 Power Save Mode Transition Thresholds

To achieve an accurate transition into and out of power save mode, the device monitors the average inductor current which is equal to the average output current. The device enters power save mode when the average output current is $\leq I_{(PFM \text{ enter})}$ as calculated in Equation 4.

$$I_{\text{(PFM enter)}} = \frac{\text{VIN}}{22 \,\Omega} \tag{4}$$

The device leaves the power save mode when the output current is $\geq I_{(PFM enter)}$.

$$I_{(PFM leave)} = \frac{VIN}{17 \Omega} \tag{5}$$

To minimize any delay times during a load transient, the device enters PWM mode when the output voltage is 2% below the nominal value, and the PFM/PWM transition comparator trips.

7.4.5 Short-Circuit Protection

The TPS62510 monitors the forward current through both the high-side and low-side power devices. This enables the converter to limit the short-circuit current, which helps to protect the device and other circuits connected to its output.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS62510 is a high-efficiency step-down converter targeted for operation from a 1.8-V to 3.8-V input voltage rail, ideally suited for 2-cell alkaline or NiMHd applications. The TPS62510 is also ideal as a point-of-load regulator running from a fixed 3.3-V, 2.5-V or 1.8-V input voltage rail.

8.2 Typical Application

Figure 11 shows the adjustable version programming to 1.5 V.




Figure 11. Adjustable Version Programmed to 1.5 V Example

8.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions. The output voltage tracking is not used and the output voltage is programmed using the external voltage divider. The connection of the power good output is shown in one of the system examples.

8.2.2 Detailed Design Procedure

8.2.2.1 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. The converter needs a ceramic input capacitor of 22 μ F. The input capacitor may be increased without any limit for better input voltage filtering. The AVIN pin is separated from the power input of the converter. Note that the filter resistor may affect the undervoltage lockout threshold since up to 5 mA can flow via this resistor into the AVIN pin when the converter runs in PWM mode.

Table 1. Input Capacitor Selection

CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER	COMMENTS
22 μF	1206	TDK C3216X5R0J226M	Ceramic
22 μF	1206	Taiyo Yuden JMK316BJ226ML	Ceramic



8.2.2.2 Output Filter Design (Inductor and Output Capacitor)

The TPS62510 step-down converter has an internal loop compensation. Therefore, the external L-C filter must be selected to work with the internal compensation.

The internal compensation is optimized to operate with an output filter of L = 2.2 μ H with an output capacitor of C_{OUT} = 22 μ F. The output filter has its corner frequency per Equation 6:

$$f_{\rm C} = \frac{1}{2\pi \, {\rm x} \, \sqrt{{\rm L} \, {\rm x} \, {\rm C}_{\rm O}}} = \frac{1}{2\pi \, {\rm x} \, \sqrt{2.2 \, \mu {\rm H} \, {\rm x} \, 22 \, \mu {\rm F}}} = 22.8 \, {\rm kHz}$$

where

•
$$C_0 = 22 \,\mu\text{F}$$
 (6)

As a general rule of thumb, the product L x C should not move over a wide range when selecting a different output filter. This is because the internal compensation is designed to work with a certain output filter corner frequency, as calculated in Equation 6. This is especially important when selecting smaller inductor or output capacitor values that move the corner frequency to higher frequencies. However, when selecting the output filter a low limit for the inductor value exists due to other internal circuit limitations. The minimum inductor value for the TPS62510 should be kept at $2.2~\mu\text{H}$. Selecting a larger capacitor value is less critical because the corner frequency drops, causing fewer stability issues.

Table 2. Output Capacitor Selection

L	C _o
2.2 μΗ	≥22 µF (ceramic capacitor)
3.3 µH	≥22 µF (ceramic capacitor) ⁽¹⁾

(1) For output currents <800 mA, a 10-µF output capacitor is sufficient.

8.2.2.3 Setting the Output Voltage Using the Feedback Resistor Divider

The external resistor divider sets the output voltage of the converter.

The output voltage is calculated as:

$$V_0 = 0.6 V \times \left(1 + \frac{R1}{R2}\right)$$

where

•
$$R1 + R2 \le 1 M\Omega$$

Copyright © 2006-2015, Texas Instruments Incorporated

• The internal reference voltage is
$$V_{ref}$$
 typical = 0.6 V (7)

To keep the operating quiescent current to a minimum, a high impedance feedback divider is selected with R1 + R2 \leq 1 M Ω . The sum of R1 and R2 should not be greater than 1 M Ω to avoid possible noise related regulation issues. A feedforward capacitor is needed across the upper feedback resistor to place a zero at a frequency of 25 kHz in the control loop. After selecting the feedback resistor values, the feedforward capacitor is calculated as:

$$C_{ff} = \frac{1}{2\pi \times f_z \times R1} = \frac{1}{2\pi \times 25 \text{ kHz } \times R1}$$

where

• R1 = upper resistor of voltage divider

Select the capacitor value that is closest to the calculated value.



8.2.2.4 Inductor Selection

For high efficiencies, the inductor should have a low DC resistance to minimize conduction losses. Especially at high switching frequencies where the core material has a higher impact on the efficiency. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current, and the lower the conduction losses of the converter. However, larger inductor values cause slower load transient response. Usually, the inductor ripple current as calculated in Equation 9, should be around 20% of the average output current.

To avoid saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current calculated in Equation 9:

$$\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f}$$

$$I_{L} \max = I_{O} \max + \frac{\Delta I_{L}}{2}$$

where

- f = Switching frequency (1.5 MHz typical)
- L = Inductor value
- ΔI_L = Peak-to-peak inductor ripple current
- I₁ max = Maximum inductor current

(9)

The highest inductor current occurs at maximum V_{IN}.


A more conservative approach is to select the inductor current rating just for the maximum typical switch current limit of the converter of 2 A. See Table 3 for inductor recommendations.

Table 3. Inductor Recommendations


INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS	I _(SAT) / R _(DC)
2.2 µH	Sumida CDRH2D18/HP 4R7	3.2 mm × 3.2 mm × 2 mm	1.6 A / 60 mΩ
2.2 µH	Wuerth 744045002	4.5 mm × 3.2 mm × 2.6 mm	1.6 A / 110 mΩ
2.2 µH	Sumida CDRH3D14	4 mm × 4 mm × 1.8 mm	1.75 A / 69 mΩ
2.2 µH	Sumida CDRH4D22	5 mm × 5 mm × 2.4 mm	1.8 A / 25.4 mΩ
2.2 µH	Sumida CDRH4D28	5 mm × 5 mm × 3 mm	2 A / 31.3 mΩ
2.2 µH	Coilcraft MSS5131	5.1 mm x 5.1 mm × 3.1 mm	1.9 A / 23 mΩ
2.2 µH	Coilcraft DO1608	6.6 mm × 4.45 mm × 2.92 mm	2.3 A / 28 mΩ
2.2 µH	Wuerth 74455022	6.6 mm × 4.45 mm × 2.92 mm	2.3 A / 28 mΩ



8.2.3 Application Curves







Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



8.3 System Example




Figure 21. Adjustable Version Programmed to 1.5 V Using Power Good Example



9 Power Supply Recommendations

The TPS62510 has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TPS62510.

10 Layout

10.1 Layout Guidelines

- 1. Place and route the power components first (C1, L1, C2).
- 2. The input capacitor (C1) must be placed as close as possible from PVIN to PGND.
- 3. The inductor must be placed as close as possible to the switch pin.
- 4. All ground connections (shown in bold) must be on a common ground plane or form a star ground.
- 5. Analog ground (AGND) and power ground (PGND), as well as the exposed thermal pad, must be tight together.
- 6. The feedback network (R1, C3, R2) must be routed away from the inductor (L1) and should be grounded to the exposed thermal pad.
- 7. The feedback network must sense and regulate the output voltage across the output capacitor to minimize load regulation.




Figure 22. Layout Guidelines



10.2 Layout Example




Figure 23. Recommended Layout

Product Folder Links: TPS62510

Copyright © 2006–2015, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS62510DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQA	Samples
TPS62510DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQA	Samples
TPS62510DRCTG4	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 17-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62510DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62510DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62510DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 17-Mar-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62510DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
TPS62510DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS62510DRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated