





TEXAS INSTRUMENTS

TPS62743, TPS627431 SLVSCQ0B – JUNE 2015 – REVISED MARCH 2021


TPS62743 TPS627431 300/400 mA High Efficiency Buck Converter with Ultra-low Quiescent Current

1 Features

- Input voltage range V_{IN} from 2.15 V to 5.5 V
- Input voltage range down to 2.0 V once started
- output current
 - TPS62743 300 mA
 - TPS627431 400 mA
- 360-nA operational quiescent current
- Up to 90% efficiency at 10-µA output current
- Power save mode operation
- Selectable output voltages
 - Eight voltage options between 1.2 V to 3.3 V
- Output voltage discharge
- Low output voltage ripple
- Automatic transition to no ripple 100% mode
- RF friendly DCS-Control™
- Total solution size < 10 mm²
- Small 1.6-mm × 0.9-mm, 8-ball WCSP package

2 Applications

- Wearables
- Fitness tracker
- Smartwatch
- Health monitoring
- Bluetooth[®] low energy, RF4CE, Zigbee
- · High-efficiency, ultra-low power applications
- Energy harvesting



3 Description

The TPS62743 is a high efficiency step down converter with ultra low quiescent current of typical 360 nA. The device is optimized to operate with a 2.2- μ H inductor and 10 μ F output capacitor. The device uses DCS-ControlTM and operates with a typical switching frequency of 1.2 MHz. In Power Save Mode the device extends the light load efficiency down to a load current range of 10- μ A and below. TPS62743 provides an output current of 300 mA. Once started the device operates down to an input voltage range of 2.0 V. This allows to operate the device directly from a single Li-MnO₂ coin cell.

The TPS62743 provides 8 programmable output voltages between 1.2V and 3.3V selectable by three selection pins. The TPS62743 is optimized to provide a low output voltage ripple and low noise using a small output capacitor. Once the input voltage comes close to the output voltage the device enters the No Ripple 100% mode to prevent an increase of output ripple voltage. In this operation mode the device stops switching and turns the high side MOSFET switch on.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62743	DSBGA (8)	1.57 mm × 0.88 mm
TPS627431	DSBGA (8)	1.57 mm x 0.88 mm






Table of Contents

1 Features1	
2 Applications1	
3 Description1	
4 Revision History	
5 Device Comparison Table	
6 Pin Configuration and Functions	
7 Specifications	
7.1 Absolute Maximum Ratings4	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions4	
7.4 Thermal Information5	
7.5 Electrical Characteristics5	
7.6 Timing Requirements6	
7.7 Typical Characteristics7	
8 Detailed Description	
8.1 Overview	
8.2 Functional Block Diagram8	
8.3 Feature Description	

8.4 Device Functional Modes	.10
9 Application and Implementation	. 11
9.1 Application Information	
9.2 Typical Application	
9.3 System Example	
10 Power Supply Recommendations	.18
11 Layout	.19
11.1 Layout Guidelines	
11.2 Layout Example	19
12 Device and Documentation Support	.20
12.1 Device Support	20
12.2 Receiving Notification of Documentation Updates.	.20
12.3 Support Resources	20
12.4 Trademarks	.20
12.5 Electrostatic Discharge Caution	.20
12.6 Glossary	.20
13 Mechanical, Packaging, and Orderable	
Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (May 2016) to Revision B (March 2021)	Page
•	Updated the numbering format for tables, figures and cross-references throughout the document	1
С	hanges from Revision * (June 2015) to Revision A (May 2016)	Page
•	Added TPS627431 device to data sheet	1
•	Added device option TPS627431: 400mA output current, other output voltages than TPS62743	1
•	Added TPS627431 to Section 5	3
	Added Figure 9-2	



5 Device Comparison Table

T _A	PART NUMBER	OUTPUT VOLTAGE SETTINGS (VSEL 1 - 3)	OUTPUT CURRENT	PACKAGE MARKING
–40°C to 85°C	TPS62743	1.2 V, 1.5 V, 1.8 V, 2.1 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V	300 mA	TPS743
–40°C to 85°C	TPS627431	1.3 V, 1.4 V, 1.6 V, 1.7 V, 1.9 V, 2.0 V, 2.9 V, 3.1 V	400 mA	627431

6 Pin Configuration and Functions




Figure 6-1. YFP Package 8-Pin DSBGA Top View

Table 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO	1/0	DESCRIPTION
VIN	A2	PWR	V_{IN} power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A ceramic capacitor of 4.7 μ F is required.
SW	A1	OUT	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
GND	B2	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
VOS	C2	IN	Feedback pin for the internal feedback divider network and regulation loop. Discharges V _{OUT} when the converter is disabled. Connect this pin directly to the output capacitor with a short trace.
VSEL3	D2	IN	Output voltage selection pins. See Table 6-2 for V _{OUT} selection. These pin must be terminated. The pins
VSEL2	D1	IN	can be dynamically changed during operation.
VSEL1	C1	IN	
EN	B1	IN	High level enables the devices, low level turns the device off. The pin must be terminated.

Table 6-2. Output Voltage Setting

OUTPUT VOLTAGE	E SETTING V _{OUT} [V]		VSEL SETTING	
TPS62743	TPS627431	VSEL3	VSEL2	VSEL1
1.2	1.3	0	0	0
1.5	1.4	0	0	1
1.8	1.6	0	1	0
2.1	1.7	0	1	1
2.5	1.9	1	0	0
2.8	2.0	1	0	1
3.0	2.9	1	1	0
3.3	3.1	1	1	1



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		N	NIN	MAX	UNIT
Pin voltage ⁽²⁾	VIN	-	-0.3	6	V
	SW,	-	-0.3	V _{IN} +0.3V	V
	EN, VSEL1-3	-	-0.3	V _{IN} +0.3V	V
	voltage ⁽²⁾	3.7	V		
Operating junction t	emperature, T _J	-	-40	125	°C
Storage temperatur	e, T _{stg}	-	-65	150	°C

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 All voltage values are with respect to network ground terminal GND.

(2) All voltage values are with respect to hetwork ground terminal

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT	
V _{IN}	Supply voltage V _{IN}		2.15		5.5	V	
V _{IN}	Supply voltage V _{IN} , onc	e started	2.0		5.5	V	
I _{OUT}	Device output current	TPS62743 / TPS627431 5.5V ≥ VIN ≥ (VOUTnom + 0.7V) ≥ 2.15V			300		
		$5.5V \ge VIN \ge (VOUTnom + 0.7V) \ge 3V$			400	– mA	
TJ	Operating junction temp	erature range	-40		125	°C	



7.4 Thermal Information

		TPS62743	
	THERMAL METRIC ⁽¹⁾	YFP	UNIT
		8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	103	°C/W
R _{0JCtop}	Junction-to-case (top) thermal resistance	1.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	20	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	20	°C/W
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics

V_{IN} = 3.6V, T_A = -40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				I	
Operating quiescent	$EN = V_{IN}$, $I_{OUT} = 0\mu A$, $V_{OUT} = 1.8V$, device not switching		360	1800	nA
current	$EN = V_{IN}$, $I_{OUT} = 0mA$, $V_{OUT} = 1.8V$, device switching		460		ΠA
Shutdown current	EN = GND, shutdown current into V _{IN}		70	1000	nA
Undervoltage	Rising V _{IN}		2.075	2.15	V
lockout threshold	Falling V _{IN}		1.925	2	v
High level input threshold	$2.2V \le V_{IN} \le 5.5V$			1.1	V
Low level input threshold	$2.2V \le V_{IN} \le 5.5V$	0.4			V
Input bias Current			10	25	nA
1					
High side MOSFET on-resistance	– I _{OUT} = 50mA		0.45	1.12	Ω
Low Side MOSFET on-resistance			0.22	0.65	12
High side MOSFET	TPS62743 3.0V $\leq V_{IN} \leq 5.5V$	480	600	720	
switch current limit	TPS627431 3.0V ≤ V _{IN} ≤ 5.5V	590	650	800	0
Low side MOSFET	TPS62743		600		mA
switch current limit	TPS627431		650		
HARGE					
MOSFET on- resistance	EN = GND, I _{VOS} = -10mA into VOS pin		30	65	Ω
Bias current into VOS pin	EN = V _{IN} , V _{OUT} = 2V		40	1010	nA
	Operating quiescent current Shutdown current Undervoltage lockout threshold High level input threshold Low level input threshold Input bias Current High side MOSFET on-resistance Low Side MOSFET on-resistance High side MOSFET switch current limit Low side MOSFET switch current limit HARGE MOSFET on- resistance Bias current into	Operating quiescent currentEN = V_{IN}, I_{OUT} = 0\muA, V_{OUT} = 1.8V, device not switchingShutdown currentEN = QND, shutdown current into V_{IN} Undervoltage lockout thresholdRising V_{IN} Falling V_IN Falling V_INFalling V_{IN} Low level input threshold2.2V < $V_{IN} \le 5.5V$ Low level input threshold2.2V < $V_{IN} \le 5.5V$ Low level input threshold2.2V < $V_{IN} \le 5.5V$ Low Side MOSFET on-resistanceIouT = 50mAHigh side MOSFET on-resistanceTPS62743 $3.0V \le V_{IN} \le 5.5V$ Low side MOSFET switch current limitTPS62743 $1.0V \le V_{IN} \le 5.5V$ High side MOSFET switch current limitTPS62743 $1.0V \le V_{IN} \le 5.5V$ How side MOSFET switch current limitTPS62743 $1.0V \le V_{IN} \le 5.5V$ How side MOSFET switch current limitTPS62743 $1.0V \le V_{IN} \le 5.5V$ How side MOSFET switch current limitTPS62743 $1.0V \le V_{IN} \le 5.5V$ How side MOSFET switch current limitTPS62743 $1.0V \le V_{IN} \le 5.5V$ How side MOSFET switch current limitTPS62743 $1.0V \le V_{IN} \le 5.5V$ HARGEEN = GND, $I_{VOS} = -10mA$ into VOS pinBias current intoEN = GND, $I_{VOS} = -10mA$ into VOS pin	Operating quiescent current EN = V_{IN}, I_{OUT} = 0 \mu A, V_{OUT} = 1.8V, device not switching Image: current Shutdown current EN = GND, shutdown current into V_IN Rising V_IN Image: current Undervoltage lockout threshold Rising V_IN Falling V_IN Image: current High level input threshold 2.2V ≤ V_IN ≤ 5.5V Image: current 0.4 Input bias Current 2.2V ≤ V_IN ≤ 5.5V 0.4 High side MOSFET on-resistance Image: current limit Image: current limit Image: current limit High side MOSFET switch current limit TPS62743 3.0V ≤ V_IN ≤ 5.5V 480 Low side MOSFET switch current limit TPS62743 1.0V ≤ V_IN ≤ 5.5V 590 Low side MOSFET switch current limit TPS62743 1.0V ≤ V_IN ≤ 5.5V 590 Hour = SOMA EN = GND, I _{VOS} = -10mA into VOS pin Image: current limit HARGE EN = GND, I _{VOS} = -10mA into VOS pin Image: current limit	Operating quiescent currentEN = V_{IN.} I_{OUT} = 0\muA, V_{OUT} = 1.8V, device not switching360Shutdown current EN = GND, shutdown current into V_{IN} 70Undervoltage lockout thresholdRising V_{IN} 2.075High level input threshold2.2V $\leq V_{IN} \leq 5.5V$ 1.925High side MOSFET on-resistance2.2V $\leq V_{IN} \leq 5.5V$ 0.4Ingut disconcertIour = 50mA0.45Jow ide MOSFET switch current limitTPS627431 3.0V $\leq V_{IN} \leq 5.5V$ 0.4Low side MOSFET on-resistanceTPS627431 3.0V $\leq V_{IN} \leq 5.5V$ 0.4High side MOSFET on-resistanceTPS627431 3.0V $\leq V_{IN} \leq 5.5V$ 650Low side MOSFET on-resistanceTPS627431 3.0V $\leq V_{IN} \leq 5.5V$ 650High side MOSFET switch current limitTPS627431 3.0V $\leq V_{IN} \leq 5.5V$ 590MOSFET on- resistanceEN = GND, I _{VOS} = -10mA into VOS pin30Bias current intoEN = GND, I _{VOS} = -2V40	$\begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c } \hline \bedin{tabular}{ c c } \hline \begin{tabular}{ c c } \hline \hline \$



V_{IN} = 3.6V, T_A = -40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT				
AUTO 100% MODE TRANSITION										
V _{TH_100+}	Auto 100% Mode leave detection threshold ⁽¹⁾	Rising V _{IN} ,100% Mode is left with V _{IN} = V _{OUT} + V _{TH_100+}	150	250	350					
V _{TH_100-}	Auto 100% Mode enter detection threshold ⁽¹⁾	Falling V _{IN} , 100% Mode is entered with V _{IN} = V _{OUT} + V _{TH_100-}	85	200	290	mV				
OUTPUT										
I _{LIM_softstart}	High side softstart switch current limit	EN=low to high		150	200	mA				
	Low side softstart switch current limit			150		IIIA				
	Output voltage range	Output voltages are selected with pins VSEL 1 - 3	1.2		3.3					
	Output voltage	I _{OUT} = 10mA, V _{OUT} = 1.8V		0%	2.5	V				
V _{OUT}	accuracy	I _{OUT} = 100mA, V _{OUT} = 1.8V	-2	0%	2					
	DC output voltage load regulation	V _{OUT} = 1.8V		0.001		%/mA				
	DC output voltage line regulation	V _{OUT} = 1.8V, I _{OUT} = 100mA, 2.2V ≤ V _{IN} ≤ 5.0V		0		%/V				

(1) V_{IN} is compared to the programmed output voltage (V_{OUT}). When $V_{IN}-V_{OUT}$ falls below $V_{TH_{-100-}}$ the device enters 100% Mode by turning the high side MOSFET on. The 100% Mode is exited when $V_{IN}-V_{OUT}$ exceeds $V_{TH_{-100+}}$ and the device starts switching. The hysteresis for the 100% Mode detection threshold $V_{TH_{-100+}} - V_{TH_{-100-}}$ will always be positive and will be approximately 50 mV(typ)


7.6 Timing Requirements

 V_{IN} = 3.6V, T_J = -40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

PARAME	TER	TEST CONDITIONS	MIN TYP	MAX	UNIT
OUTPUT					
t _{ONmin} Minimum ON time V _{OUT} = 2.0V, I _{OUT} = 0 mA		V _{OUT} = 2.0V, I _{OUT} = 0 mA	225		ns
t _{OFFmin}	Minimum OFF time	V _{IN} = 2.3V	50		ns
t _{Startup_delay}	Regulator start up delay time	From transition EN = low to high until device starts switching	10	25	ms
t _{Softstart}	Softstart time	$2.2V \le V_{IN} \le 5.5V$, EN = V_{IN}	700	1200	μs



7.7 Typical Characteristics






8 Detailed Description

8.1 Overview

The TPS62743 is a high frequency step down converter with ultra low quiescent current. The device operates with a quasi fixed switching frequency typically at 1.2 MHz. Using TI's DCS-Control[™] topology the device extends the high efficiency operation area down to a few microamperes of load current during Power Save Mode Operation.

8.2 Functional Block Diagram



* typical 50 M Ω

8.3 Feature Description

8.3.1 DCS-Control™

TI's DCS-Control[™] (Direct Control with Seamless Transition into Power Save Mode) is an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control[™] are excellent AC load regulation and transient response, low output ripple voltage and a seamless transition between PFM and PWM mode operation. DCS-Control[™] includes an AC loop which senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control[™] topology supports PWM (Pulse Width Modulation) mode for medium and high load conditions and a Power Save Mode at light loads. During PWM mode, it operates in continuous conduction mode. The switching frequency is typically 1.2 MHz with a controlled frequency variation depending on the input voltage and load current. If the load current decreases, the converter seamlessly enters Power Save Mode to maintain high efficiency down to very light loads. In Power Save Mode, the switching frequency varies linearly with the load current. Since DCS-Control[™] supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless with minimum output voltage ripple. The TPS62743



offers both excellent DC voltage and superior load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

8.3.2 Power Save Mode Operation

In Power Save Mode the device operates in PFM (Pulse Frequency Modulation) that generates a single switching pulse to ramp up the inductor current and recharges the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve lowest operating quiescent current. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current. During the sleep periods, the current consumption of TPS62743 is reduced to 360 nA. This low quiescent current consumption is achieved by an ultra low power voltage reference, an integrated high impedance feedback divider network and an optimized Power Save Mode operation.

8.3.3 Output Voltage Selection

The TPS62743 doesn't require an external resistor divider network to program the output voltage. The device integrates a high impedance feedback resistor divider network that is programmed by the pins VSEL1-3. TPS62743 supports an output voltage range from 1.2 V to 3.3 V. The output voltage is programmed according to Table 6-2. The output voltage can be changed during operation. This can be used for simple dynamic output voltage scaling.

8.3.4 Output Voltage Discharge of the Buck Converter

The device provides automatic output voltage discharge when EN is pulled low or the UVLO is triggered. The output of the buck converter is discharged over VOS. Because of this the output voltage will ramp up from zero once the device is enabled again. This is very helpful for accurate start-up sequencing.

8.3.5 Undervoltage Lockout UVLO

To avoid misoperation of the device at low input voltages, an undervoltage lockout is used. The UVLO shuts down the device at a maximum voltage level of 2.0 V. The device will start at a UVLO level of 2.15 V.

8.3.6 Short circuit protection

The TPS6274x integrates a current limit on the high side, as well on the low side MOSFETs to protect the device against overload or short circuit conditions. The peak current in the switches is monitored cycle by cycle. If the high side MOSFET current limit is reached, the high side MOSFET is turned off and the low side MOSFET is turned on until the switch current decreases below the low side MOSFET current limit. Once the low side MOSFET current limit trips, the low side MOSFET is turned off and the high side MOSFET turns on again.



8.4 Device Functional Modes

8.4.1 Enable and Shutdown

The device is turned on with EN=high. With EN=low the device enters shutdown . This pin must be terminated.

8.4.2 Device Start-up and Softstart

The device has an internal softstart to minimize input voltage drop during start-up. This allows the operation from high impedance battery cells. Once the device is enabled the device starts switching after a typical delay time of 10ms. Then the softstart time of typical 700 μ s begins with a reduced current limit of typical 150 mA. When this time passed by the device enters full current limit operation. This allows a smooth start-up and the device can start into full load current. Furthermore, larger output capacitors impact the start-up behaviour of the DC/DC converter. Especially when the output voltage does not reach its nominal value after the typical soft-start time of 700 μ s, has passed.

8.4.3 Automatic Transition Into No Ripple 100% Mode

Once the input voltage comes close to the output voltage, the DC/DC converter stops switching and enters 100% duty cycle operation. It connects the output V_{OUT} via the inductor and the internal high side MOSFET switch to the input VIN, once the input voltage V_{IN} falls below the 100% mode enter threshold, $V_{TH_{-100-}}$. The DC/DC regulator is turned off, switching stops and therefore no output voltage ripple is generated. Since the output is connected to the input, the output voltage follows the input voltage minus the voltage drop across the internal high side switch and the inductor. Once the input voltage increases and trips the 100% mode exit threshold, $V_{TH_{-100+}}$, the DC/DC regulator turns on and starts switching again. See Figure 8-1 and Figure 9-21.




Figure 8-1. Automatic Transition into 100% Mode



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS62743 is a high efficiency step down converter with ultra low quiescent current of typically 360 nA. The device operates with a tiny $2.2-\mu$ H inductor and $10-\mu$ F output capacitor over the entire recommended operation range. A dedicated measurement set-up is required for the light load efficiency measurement and device quiescent current due to the operation in the sub microampere range. In this range any leakage current in the measurement set-up will impact the measurement results.

9.2 Typical Application




Figure 9-1. TPS62743 Typical Application Circuit




Figure 9-2. TPS627431 Typical Application Circuit

9.2.1 Design Requirements

The TPS62743 is a highly integrated DC/DC converter. The output voltage is set via a VSEL pin interface. The design guideline provides a component selection to operate the device within the recommended operating conditions.

 Table 9-1 shows the list of components for the Application Characteristic Curves.



	Table 5-1. Components for Application Characteristic Curves									
Reference	Description Value		Manufacturer							
TPS62743	360nA Iq step down converter		Texas Instruments							
CIN	Ceramic capacitor, GRM155R61C475ME15	4.7 μF	Murata							
COUT	Ceramic capacitor, GRM155R60J106ME11	10 µF	Murata							
L	Inductor DFE201610C	2.2 µH	Toko							

Table 9-1 Components for Application Characteristic Curves

9.2.2 Detailed Design Procedure

The first step in the design procedure is the selection of the output filter components. To simplify this process, Table 9-2 outlines possible inductor and capacitor value combinations.

Inductor Value	Output Capacitor Value [µF] ⁽¹⁾										
[µH] ⁽²⁾	4.7µF	10µF	22µF	47µF	100µF						
2.2	\checkmark	√(3)	\checkmark	\checkmark							

(1) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and -50%.

(2) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.

(3) Typical application configuration. Other check marks indicate alternative filter combinations.

9.2.2.1 Inductor Selection

The inductor value affects the peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} and can be estimated according to Equation 1.

Equation 2 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current, as calculated with equation 2. This is recommended because during a heavy load transient the inductor current rises above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit, ILIME.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
(1)
$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(2)

where

- f = Switching Frequency
- L = Inductor Value
- ΔI_1 = Peak to Peak inductor ripple current
- I_{I max} = Maximum Inductor current

Table 9-3 shows a list of possible inductors.

(2)

INDUCTANCE [µH]	DIMENSIONS [mm ³]	INDUCTOR TYPE	Isat/DCR	SUPPLIER ⁽¹⁾	Comment					
2.2	2.0 x 1.6 x 1.0	DFE201610C	1.4 A/170 mΩ	ТОКО	Efficiency plot					
2.2	2.0 × 1.25 × 1.0	MIPSZ2012D 2R2	0.7 A/230 mΩ	FDK	Figure 9-9					
2.2	2.0 x 1.2 x 1.0	744 797 752 22	0.7 A/200 mΩ	Würth Elektronik						
2.2	1.6 x 0.8 x 0.8	MDT1608- CH2R2M	0.7 A/300 mΩ	токо						

Table 9-3. List of Possible Inductors

(1) See Third-party Products Disclaimer

9.2.2.2 Output Capacitor Selection

The DCS-Control[™] scheme of the TPS62743 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. A larger output capacitors can be used reducing the output voltage ripple. The leakage current of the output capacitor adds to the overall quiescent current.

9.2.2.3 Input Capacitor Selection

Because the buck converter has a pulsating input current, a low ESR input capacitor is required for best input voltage filtering to minimize input voltage spikes. For most applications a 4.7- μ F input capacitor is sufficient. When operating from a high impedance source, like a coin cell a larger input buffer capacitor ≥ 10 uF is recommended avoiding voltage drops during start-up and load transients. The input capacitor can be increased without any limit for better input voltage filtering. The leakage current of the input capacitor adds to the overall quiescent current. Table 9-4 shows a selection of input and output capacitors.


CAPACITANCE [µF]	SIZE	SUPPLIER							
4.7	0402	GRM155R61C475ME15	Murata						
10	0402	GRM155R60J106ME11	Murata						

Table 9-4. List of Possible Capacitors⁽¹⁾

(1) See Third-party Products Disclaimer




9.2.3 Application Curves






9.2.3 Application Curves (continued)






9.2.3 Application Curves (continued)






9.2.3 Application Curves (continued)



9.3 System Example



Copyright © 2016, Texas Instruments Incorporated

Figure 9-22. Example Of Implementation In A Master MCU Based System



10 Power Supply Recommendations

The power supply must provide a current rating according to the supply voltage, output voltage and output current of the TPS62743.



11 Layout

11.1 Layout Guidelines

- As for all switching power supplies, the layout is an important step in the design. Care must be taken in board layout to get the specified performance.
- It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths.
- The input capacitor should be placed as close as possible to the IC pins VIN and GND. This is the most critical component placement.
- The V_{OS} line is a sensitive high impedance line and should be connected to the output capacitor and routed away from noisy components and traces (e.g. SW line) or other noise sources.

11.2 Layout Example




Figure 11-1. Recommended PCB Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

DCS-Control[™] and TI E2E[™] are trademarks of Texas Instruments. Bluetooth[®] is a registered trademark of Bluetooth SIG, Inc. All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




YFP0008-C01

PACKAGE OUTLINE

DSBGA - 0.531 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




YFP0008-C01



EXAMPLE BOARD LAYOUT

DSBGA - 0.531 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






YFP0008-C01

EXAMPLE STENCIL DESIGN

DSBGA - 0.531 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS627431YFPR	ACTIVE	DSBGA	YFP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	627431	Samples
TPS627431YFPT	ACTIVE	DSBGA	YFP	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	627431	Samples
TPS62743YFPR	ACTIVE	DSBGA	YFP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS743	Samples
TPS62743YFPT	ACTIVE	DSBGA	YFP	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS743	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

12-Mar-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS627431YFPR	DSBGA	YFP	8	3000	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1
TPS627431YFPT	DSBGA	YFP	8	250	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1
TPS62743YFPR	DSBGA	YFP	8	3000	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1
TPS62743YFPT	DSBGA	YFP	8	250	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

11-Jan-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS627431YFPR	DSBGA	YFP	8	3000	182.0	182.0	20.0
TPS627431YFPT	DSBGA	YFP	8	250	182.0	182.0	20.0
TPS62743YFPR	DSBGA	YFP	8	3000	182.0	182.0	20.0
TPS62743YFPT	DSBGA	YFP	8	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated