







TPS629211-Q1 SLVSGD0A - MARCH 2022 - REVISED MARCH 2023


# TPS629211-Q1 1-A, 3-V to 10-V Automotive Low IQ Buck Converter

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - 40°C to 150°C operating junction temp range
  - Level 2 device HBM ESD classification
  - Level C4B CDM ESD classification
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- High-efficiency DCS-Control topology
  - Internal compensation
  - Seamless PWM/PFM transition
- 4-µA typical low quiescent current
- Output current up to 1 A
- 250-mΩ high side, 85-mΩ low side  $R_{DSON}$
- ±1% output voltage accuracy
- Configurable output voltage options:
  - 0.6-V to 5.5-V V<sub>FB</sub> external divider:
  - VSET internal divider:
    - 18 options between 0.4 V and 5.5 V
- Flexibility through the MODE/S-CONF pin
  - 2.5-MHz or 1.0-MHz switching frequency
  - Forced PWM or auto (PFM) power save mode with dynamic mode change option
  - Output discharge on, off
- No external bootstrap capacitor required
- Overcurrent and overtemperature protection
- 100% duty cycle mode
- Precise enable input
- Power-good output
- Pin-to-pin compatible with the TPS629210-Q1, TPS629206-Q1, and TPS629203-Q1 devices
- 0.5-mm pitch, 8-pin SOT-5X3 package

# 2 Applications

- Advanced driver assistance systems (ADAS)
- Automotive infotainment and cluster
- Vehicle body electronics and lighting
- Hybrid, electric and powertrain systems




## 3 Description

The automotive-qualified TPS629211-Q1 device is a highly efficient, small, and highly flexible synchronous step-down DC-DC converter that is easy to use. A wide 3-V to 10-V input voltage range supports a wide variety of systems powered from either 9-V, 5-V, or 3.3-V supply rails, or single-cell or multi-cell Li-lon batteries. The TPS629211-Q1 can be configured to run at either 2.5 MHz or 1 MHz in a forced PWM mode or a variable frequency (auto PFM) mode. In auto PFM mode, the device automatically transitions to power save mode at light loads to maintain high efficiency. The low 4-µA typical quiescent current also provides high efficiency down to the smallest loads. TI's automatic efficiency enhancement (AEE) mode holds a high conversion efficiency through the whole operation range without the need of using different inductors by automatically adjusting the switching frequency based on input and output voltages. In addition to selecting the switching frequency behavior, the MODE/S-CONF input pin can also be used to select between different combinations of external and internal feedback dividers and enabling and disabling the output voltage discharge capability. In the internal feedback configuration, a resistor between the FB/ VSET pin and GND can be used to select between 18 different output voltage options (see Table 8-2).

## **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)						
TPS629211-Q1	DRL (SOT-5X3, 8)	1.60 mm × 2.10 mm (including pins)						
TPS629211-Q1	DYC (SOT-5X3, 8)	1.60 mm × 2.10 mm (including pins)						

For all available packages, see the orderable addendum at the end of the data sheet.



**Efficiency Versus Output Current** V<sub>OUT</sub> = 3.3 V at 2.5-MHz Auto PFM/PWM



# **Table of Contents**

1 Features1	8.4 Device Functional Modes	16
2 Applications1	9 Application and Implementation	20
3 Description1	9.1 Application Information	. 20
4 Revision History2	9.2 Typical Application	
5 Device Comparison Table3	9.3 System Examples	
6 Pin Configuration and Functions3	9.4 Power Supply Recommendations	
7 Specifications5	9.5 Layout	. 39
7.1 Absolute Maximum Ratings5	10 Device and Documentation Support	
7.2 ESD Ratings5	10.1 Device Support	. 42
7.3 Recommended Operating Conditions5	10.2 Documentation Support	. 42
7.4 Thermal Information5	10.3 Receiving Notification of Documentation Updates	42
7.5 Thermal Information - DYC Package6	10.4 Support Resources	. 42
7.6 Electrical Characteristics6	10.5 Trademarks	42
7.7 Typical Characteristics8	10.6 Electrostatic Discharge Caution	
8 Detailed Description11	10.7 Glossary	43
8.1 Overview	11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram11	Information	. 43
8.3 Feature Description12		

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	changes from Revision * (March 2022) to Revision A (March 2023)	Page
•	Added the DYC package	
•	Added the DYC package	3
	Added the DYC package	
	Added the DYC package	



# **5 Device Comparison Table**

Device Number	Output Current	Input Voltage	Operating Temperature Range	Switching Frequency	PWM Mode	V <sub>O</sub> Adjust	Package Options											
TPS629203-Q1	0 A – 0.3 A	3 V – 17 V –40°C to 150°C		Selectable auto	Selectable auto	Externally	DRL											
TPS629206-Q1	0 A – 0.6 A		3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	3 V – 17 V	–40°C to 150°C	Selectable 1-MHz or 2.5-MHz options	PWM/PFM or	programmable or
TPS629210-Q1	0 A – 1 A		forced PWM   18 internal optio	forced PWM	forced PWM	18 internal options	DRL and DYC											
TPS629211-Q1	0 A – 1 A	3 V – 10 V	–40°C to 150°C	Selectable 1-MHz or 2.5-MHz options	Selectable auto PWM/PFM or forced PWM	Externally programmable or 18 internal options	DRL and DYC											

# **6 Pin Configuration and Functions**




Figure 6-1. TPS629211-Q1 8-Pin DRL SOT-5X3 Pinout (TOP)






Figure 6-2. TPS629211-Q1 8-Pin DYC SOT-5X3 Pinout (TOP)

**Table 6-1. Pin Functions** 

Pin	Pin I/O		Description
Name	NO.	1/0	Description
FB/VSET	1	I	Dependent upon device configuration (see Section 8.3.1)  • FB: Voltage feedback input. Connect a resistive output voltage divider to this pin.  • VSET: Output voltage setting pin. Connect a resistor to GND to choose the output voltage according to Table 8-2.
PG 2		0	Open-drain power-good output
vos	3	I	Output voltage sense pin. Connect directly to the positive pin of the output capacitor.
SW	4		Switch pin of the converter. Connected to the internal power switches
GND	5		Ground pin
VIN	6	I	Power supply input. Make sure the input capacitor is connected as close as possible between the VIN pin and GND.
EN	7	I	Enable/disable pin including a threshold comparator. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
MODE/S-CONF	8	I	Device mode selection (auto PFM/PWM or forced PWM operation) and Smart-CONFIG pin. Connect a resistor to configure the device according to Table 8-1.

Product Folder Links: TPS629211-Q1

івтії Document Feedback

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	VIN, EN, PG, MODE/S-CONF	-0.3	12	V
Voltage <sup>(2)</sup>	SW <sup>(3)</sup>	-0.3	V <sub>IN</sub> + 0.3	V
Voltage <sup>(2)</sup>	SW (AC, less than 10ns) <sup>(3)</sup>	-3.0	17	V
Voltage <sup>(2)</sup>	FB/VSET, VOS	-0.3	6	V
Current	PG		10	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2	±2000	٧
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011CDM ESD classification level C4B	±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VI	Input voltage range	3.0		10	V
Vo	Output voltage range	0.4		5.5	V
Cı	Effective input capacitance	3	4.7		μF
Co	Effective output capacitance <sup>(1)</sup>	10	22	100	μF
L	Output inductance <sup>(2)</sup>	1.0 <sup>(3)</sup>	2.2	4.7(4)	μH
I <sub>OUT</sub>	Output current	0		1	Α
I <sub>SINK_PG</sub>	Sink current at PG-Pin			1	mA
T <sub>J</sub>	Junction temperature (5)	-40		150	°C

<sup>(1)</sup> This is for capacitors directly at the output of the device. More capacitance is allowed if there is a series resistance associated to the capacitor.

#### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS629 SOT583 8	UNIT	
		JEDEC PCB	TPS6292xx EVM	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120	60	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45	n/a	°C/W

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(3)</sup> While switching.

<sup>(2)</sup> Nominal inductance value.

<sup>(3)</sup> Not recommended for 1 MHz operation

<sup>(4)</sup> Larger values of inductance may be used to reduce the ripple current, but they may have a negative impact on efficiency and the overall transient response.

<sup>(5)</sup> Operating lifetime is derated at junction temperatures greater than 150°C.



			TPS629211-Q1			
THERMAL METRIC(1)			SOT583 8-Pin (DRL)			
		JEDE	С РСВ	TPS6292xx EVM		
$R_{\theta JB}$	Junction-to-board thermal resistance	25	n/	/a	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	1	n/	/a	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	20	n/	/a	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Thermal Information - DYC Package

			TPS629211-Q1			
	THERMAL METRIC(1)	S	OT583 8-Pin (DYC)	UNIT		
		JEDEC PC	B TPS6292xx DYC EVM			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105	55	°C/W		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45	n/a	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	22	n/a	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	1	n/a	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	18	n/a	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.6 Electrical Characteristics

 $V_I$  = 3 V to 10 V,  $T_J$  = -40 °C to +150 °C , Typical values at  $V_I$  = 6 V and  $T_A$  = 25 °C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
IQ	Operating Quiescent Current, (Power Save Mode)	lout = 0 mA, device not switching		4		μΑ
I <sub>Q;PWM</sub>	Operating Quiescent Current (PWM Mode)	VIN = 6V, VOUT=1.2V; lout = 0 mA, device switching		5		mA
I <sub>SD</sub>	Shutdown current into VIN pin	EN = 0 V		0.25	3	μA
\/	Under Voltage Lock-Out	V <sub>IN</sub> rising	2.85	2.95	3.0	V
$V_{UVLO}$	Under Voltage Lock-Out	V <sub>IN</sub> falling	2.65	2.75	2.85	V
V <sub>UVLO</sub>	Under Voltage Lock-Out Hysteresis		,	200		mV
CONTROL	& INTERFACE					
I <sub>LKG</sub>	EN Input leakage current	EN=VIN		3	300	nA
V <sub>IH;MODE</sub>	High-Level Input Voltage at MODE/S-CONF Pin		1.0			V
$V_{\text{IL;MODE}}$	Low-level input voltage at MODE/ S_CONF Pin				0.15	V
V <sub>IH</sub>	High-level input voltage at EN-Pin		0.97	1.0	1.03	V
V <sub>IL</sub>	Low-level input voltage at EN-Pin		0.87	0.9	0.93	V
\/	Dower good throubold	V <sub>FB</sub> rising, referenced to V <sub>FB</sub> nominal	93%	96%	99%	
$V_{PG}$	Power good threshold	V <sub>FB</sub> falling, referenced to V <sub>FB</sub> nominal	89%	93%	96%	
V <sub>PG_HYS</sub>	Power good threshold hysteresis	hysteresis	,	3%		
t <sub>PG,DLY</sub>	Power good delay time			32		μs
t <sub>PG,DLY</sub>	Power good pull down resistance			10		Ω
V <sub>PG,OL</sub>	Low-level output voltage at PG pin	I <sub>SINK</sub> = 1 mA			0.1	V
I <sub>PG,LKG</sub>	Input leakage current into PG pin	V <sub>PG</sub> = 5 V		0.01	1	μA

Product Folder Links: TPS629211-Q1




# 7.6 Electrical Characteristics (continued)

 $V_I$  = 3 V to 10 V,  $T_J$  = -40 °C to +150 °C , Typical values at  $V_I$  = 6 V and  $T_A$  = 25 °C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SI	VITCHES					
<b>D</b>	High-side FET on resistance			250		0
R <sub>DS;ON</sub>	Low-side FET on resistance		,	85		mΩ
	High-side FET current limit		1.5	1.8	2.1	Α
LIM	Low-side FET current limit		1.3	1.6	1.9	Α
LIM;SINK	Low-side FET sink current limit		0.8	1	1.2	Α
<b>r</b>	Thermal Shutdown Threshold	T <sub>J</sub> rising		170		°C
$\Gamma_{SD}$	Thermal Shutdown Hysteresis	T <sub>J</sub> falling		20		C
SW	Switching frequency	2.5-MHz selection (FPWM Mode)		2.5		MHz
SW	Switching frequency	1.0-MHz selection (FPWM Mode)		1.0		MHz
Γ <sub>ON(MIN)</sub>	Minimum On-time			40		ns
LKG;SW	Leakage current into SW-Pin	EN = 0V, V <sub>SW</sub> = V <sub>OS</sub> = 5.5V		0.1	5	μA
OUTPUT						
V <sub>O</sub>	Output Voltage Regulation	VSET Configuration selected, 0°C ≤ T <sub>J</sub> ≤ 85°C	-1%		+1%	
/o	Output Voltage Regulation	VSET Configuration selected, -40°C ≤ T <sub>J</sub> ≤ 150°C (DRL Package)	-1.4%		+1.1%	
Vo	Output Voltage Regulation	VSET Configuration selected, VOUT $\leq$ 3.8V, -40°C $\leq$ T <sub>J</sub> $\leq$ 150°C (DYC Package)	-1.4%		+1.1%	
/ <sub>O</sub>	Output Voltage Regulation	VSET Configuration selected, VOUT ≥ 5.0V, -40°C ≤ T <sub>J</sub> ≤ 150°C (DYC Package)	-1.6%		+1.1%	
V <sub>FB</sub>	Feedback Regulation Voltage	Adjustable Configuration selected		0.6		V
/ <sub>FB</sub>	Feedback Voltage Regulation	FB-Option selected, 0°C ≤ T <sub>J</sub> ≤ 85°C	-0.75%		+0.75%	
V <sub>FB</sub>	Feedback Voltage Regulation	FB-Option selected, -40°C ≤ T <sub>J</sub> ≤ 150°C	-1.2%		+0.75%	
FB	Input leakage current into FB pin	Adjustable configuration, VFB = 0.6 V		1	100	nA
T.	Start-up delay time	I <sub>O</sub> = 0 mA, time from EN rising edge until start switching, External FB Configuration selected		700	1500	μs
T <sub>delay</sub>	Start-up delay time	I <sub>O</sub> = 0 mA, time from EN rising edge until start switching, VSET Configuration selected		1000	1800	μs
T <sub>SS</sub>	Soft-Start time	$I_{O}$ = 0 mA after $T_{delay}$ , from 1 <sup>st</sup> switching pulse until target $V_{O}$		600	700	μs
R <sub>DISCH</sub>	Active Discharge Resistance	Discharge = ON - Option Selected, EN = LOW,		7.5	20	Ω




## 7.7 Typical Characteristics






# 7.7 Typical Characteristics (continued)



# 7.7 Typical Characteristics (continued)






# 8 Detailed Description

## 8.1 Overview

The TPS629211-Q1 synchronous switched mode power converter is based on DCS-Control (Direct Control with Seamless Transition into power save mode), an advanced regulation topology that combines the advantages of hysteretic, voltage mode, and current mode control. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. and sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low-ESR capacitors.

# 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Mode Selection and Device Configuration (MODE/S-CONF Pin)

The MODE/S-CONF pin is an input with two functions, which can be used to customize the device behavior in two ways:

- Select the device mode (forced PWM or auto PFM/PWM operation) traditionally with a HIGH or LOW level.
- Select the device configuration (switching frequency, internal and external feedback, output discharge, and PFM/PWM mode) by connecting a single resistor to this pin.

The device interprets this pin during its start-up sequence after the internal OTP readout and before it starts switching in soft start. If the device reads a HIGH or LOW level, dynamic mode change is active and PFM/PWM mode can be changed during operation. If the device reads a resistor value, there is no further interpretation during operation and the device mode or other configurations cannot be changed afterward.




Figure 8-1. Interpretation of S-CONF and VSET Flow

Table 8-1. Smart-CONFIG Setting Table

	Table 6-1. Smart-CONFIG Setting Table								
#	M ODE/S-CONF Level Or Resistor Value [Ω] <sup>(1)</sup>	FB/VSET Pin	F <sub>SW</sub> (MHz)	Output Discharge	Mode (Auto Or Forced PWM)	Dynamic Mode Change			
	Setting Options by Level								
1	GND	external FB	up to 2.5 <sup>(2)</sup>	yes	Auto PFM/PWM with AEE	A -4:			
2	HIGH (> 1.8 V)	external FB	2.5	yes	Forced PWM	Active			
	Setting Options by Resistor								
3	7.50 k	external FB	up to 2.5 <sup>(2)</sup>	no	Auto PFM/PWM with AEE				
4	9.31 k	external FB	2.5	no	Forced PWM				
5	11.50 k	external FB	1	yes	Auto PFM/PWM				
6	14.30 k	external FB	1	yes	Forced PWM				
7	17.80 k	external FB	1	no	Auto PFM/PWM				
8	22.10 k	external FB	1	no	Forced PWM				
9	27.40 k	VSET	up to 2.5 <sup>(2)</sup>	yes	Auto PFM/PWM with AEE	not active			
10	34.00 k	VSET	2.5	yes	Forced PWM	not active			
11	42.20 k	VSET	up to 2.5 <sup>(2)</sup>	no	Auto PFM/PWM with AEE				
12	52.30 k	VSET	2.5	no	Forced PWM				
13	64.90 k	VSET	1	yes	Auto PFM/PWM				
14	80.60 k	VSET	1	yes	Forced PWM				
15	100.00 k	VSET	1	no	Auto PFM/PWM				
16	124.00 k	VSET	1	no	Forced PWM				

Product Folder Links: TPS629211-Q1

E96 Resistor Series, 1% accuracy, temperature coefficient better or equal than ±200 ppm/°C

F<sub>SW</sub> varies based on V<sub>IN</sub> and V<sub>OUT</sub>. See Section 8.4.3 for more details.

## 8.3.2 Adjustable V<sub>O</sub> Operation (External Voltage Divider)

If the device is configured to operate in classical adjustable  $V_O$  operation, the FB/VSET pin is used as the feedback pin and must sense  $V_O$  through an external divider network. Figure 8-2 shows the typical schematic for this configuration.




Figure 8-2. Adjustable Vo Operation Schematic

#### 8.3.3 Selectable V<sub>O</sub> Operation (VSET and Internal Voltage Divider)

If the device is configured to VSET operation, the device interprets the VSET pin value following the MODE/S-CONF readout (see Figure 8-3). There is no further interpretation of the VSET pin during operation and the output voltage cannot be changed afterward without toggling the EN pin.

Figure 8-3 shows the typical schematic for this configuration, where  $V_O$  is directly sensed at the VOS pin of the device.  $V_O$  is sensed only through the VOS pin by an internal resistor divider. The target  $V_O$  is programmed by an external resistor connected between VSET and GND (see Table 8-2).




Figure 8-3. Selectable V<sub>O</sub> Operation Schematic



Table 8-2. VSET Selection Table

VSET#	Resistor Value [Ω] <sup>(1)</sup>	Target V <sub>O</sub> [V]
1	GND	1.2
2	4.87 k	0.4
3	6.04 k	0.6
4	7.50 k	0.8
5	9.31 k	0.85
6	11.50 k	1.0
7	14.30 k	1.1
8	17.80 k	1.25
9	22.10 k	1.3
10	27.40 k	1.35
11	34.00 k	1.8
12	42.20 k	1.9
13	52.30 k	2.5
14	64.90 k	3.8
15	80.60 k	5.0
16	100.00 k	5.1
17	124.00 k	5.5
18	249.00 k or larger/open	3.3

E96 Resistor Series, 1% accuracy, temperature coefficient better or equal to ±200 ppm/°C

#### 8.3.4 Smart Enable with Precise Threshold

The voltage applied at the EN pin of the TPS629211-Q1 is compared to a fixed threshold rising voltage. This allows the user to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The precise enable input allows the use of a user-programmable undervoltage lockout by adding a resistor divider to the input of the EN pin.

The enable input threshold for a falling edge is lower than the rising edge threshold. The TPS629211-Q1 starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

An internal resistor pulls the EN pin to GND and avoids the pin to be floating. This prevents an uncontrolled start-up of the device in case the EN pin cannot be driven to a low level safely. With EN low, the device is in shutdown mode. The device is turned on with EN set to a high level. The pulldown control circuit disconnects the pulldown resistor on the EN pin after the internal control logic and the reference have been powered up. With EN set to a low level, the device enters shutdown mode and the pulldown resistor is activated again.

#### 8.3.5 Power Good (PG)

The TPS629211-Q1 has a built-in power-good (PG) feature to indicate whether the output voltage has reached its target and the device is ready. The PG signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage up to the recommended input voltage level. PG is low when the device is turned off due to EN, UVLO (undervoltage lockout), or thermal shutdown.  $V_{IN}$  must remain present for the PG pin to stay low.

If the power-good output is not used, it is recommended to tie to GND or leave open.

**Logic Signals PG Status** ٧ı **EN Pin Thermal Shutdown** V<sub>o</sub> Vo on target **High Impedance** No HIGH V<sub>O</sub> < target LOW V<sub>VIN</sub> > UVLO LOW Yes LOW LOW 1.8 V < V<sub>VIN</sub> < UVLO LOW  $V_1 < 1.8 V$ Undefined Х Х

**Table 8-3. Power-Good Indicator Functional Table** 

## 8.3.6 Output Discharge Function

The purpose of the discharge function is to make sure there is a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active after the TPS629211-Q1 has been enabled at least after since the supply voltage was applied. The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled (EN pin = low), in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V.

#### 8.3.7 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

#### 8.3.8 Current Limit and Short Circuit Protection

The TPS629211-Q1 is protected against overload and short circuit events. If the inductor current exceeds the current limit,  $I_{LIM\_HS}$ , the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side FET turns on again only if the current in the low-side FET has decreased below the low-side current limit threshold,  $I_{LIM\_LS}$ .

Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit is given in Equation 1.

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \times t_{pd} \tag{1}$$

where:

- I<sub>LIMH</sub> is the static current limit as specified in the electrical characteristics.
- L is the effective inductance at the peak current.
- V<sub>L</sub> is the voltage across the inductor (V<sub>IN</sub> V<sub>OUT</sub>).
- t<sub>PD</sub> is the internal propagation delay of typically 50 ns.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as follows:

Copyright © 2023 Texas Instruments Incorporated



$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \times 50ns$$
 (2)

The TPS629211-Q1 also includes a low-side negative current limit ( $I_{LIM:SINK}$ ) to protect against excessive negative currents that can occur in forced PMW mode under heavy to light load transient conditions. If the negative current in the low-side switch exceeds the  $I_{LIM:SINK}$  threshold, the low-side switch is disabled. Both the low-side and high-side switches remain off until an internal timer re-enables the high-side switch based on the selected PWM switching frequency.

#### CAUTION

TI recommends that the inductor be sized such that the inductor ripple current,  $\Delta I_L$  (see Equation 9), does not exceed 1.6 A to avoid the potential for continuous operation of the negative current limit with no output load ( $I_O = 0$  A).

#### 8.3.9 Thermal Shutdown

The junction temperature of the device,  $T_J$ , is monitored by an internal temperature sensor. If  $T_J$  rises and exceeds the thermal shutdown threshold,  $T_{SD}$ , the device shuts down. Both the high-side and low-side power FETs are turned off and PG goes low. When  $T_J$  decreases below the hysteresis, the converter resumes normal operation, beginning with soft start. During a PFM skip pause, the thermal shutdown feature is not active. A shutdown or restart is only triggered during a switching cycle. See Section 8.4.2.

#### 8.4 Device Functional Modes

#### 8.4.1 Forced Pulse Width Modulation (PWM) Operation

The TPS629211-Q1 has two operating modes: forced PWM mode discussed in this section and auto PFM/PWM mode as discussed in Section 8.4.2.

With the MODE/S-CONF pin set to forced PWM mode, the device operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of either 1.0 MHz or 2.5 MHz. The frequency variation in PWM is controlled and depends on  $V_{IN}$ ,  $V_{OUT}$ , and the inductance. The on time in forced PWM mode is given by Equation 3.

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}} \tag{3}$$

For very small output voltages, an absolute minimum on time of aproximately 40 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 8.4.2 Power Save Mode Operation (Auto PFM/PWM)

When the MODE/S-CONF pin is configured for auto PFM/PWM mode, power save mode is allowed. The device operates in PWM mode as long the output current is higher than half the ripple current of the inductor. To maintain high efficiency at light loads, the device enters power save mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the ripple current of the inductor. Power save mode is entered seamlessly to make sure there is high efficiency in light-load operation. The device remains in power save mode as long as the inductor current is discontinuous.

In power save mode, the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of power save mode is seamless in both directions.

The TPS629211-Q1 adjusts the on time (TON) in power save mode, depending on the input voltage and the output voltage to maintain highest efficiency. The on time in steady-state operation can be estimated as:

With the MODE/S-CONF pin set to 1.0-MHz operation:

$$T_{ON}\left(\mu s\right) = \frac{V_{OUT}}{V_{IN}}\tag{4}$$

With the MODE/S-CONF pin set to 2.5-MHz operation:

$$T_{ON}\left(ns\right) = 100 \times \frac{V_{IN}}{V_{IN} - V_{OUT}} \tag{5}$$

Using TON, the typical peak inductor current in power save mode is approximated by:

$$ILPSM_{peak} = \frac{V_{IN} - V_{OUT}}{L} \times T_{ON}$$
 (6)

The output voltage ripple in power save mode is given by Equation 7:

$$\Delta V = \frac{L \times V_{IN}^2}{200 \times C} + \left(\frac{1}{V_{IN} - V_{OUT}} + \frac{1}{V_{OUT}}\right) \tag{7}$$

#### Note

When  $V_{\text{IN}}$  decreases to typically 15% above  $V_{\text{OUT}}$ , the device does not enter power save mode regardless of the load current. The device maintains output regulation in PWM mode.

#### 8.4.3 AEE (Automatic Efficiency Enhancement)

When the MODE/S-CONF pin is configured for auto PFM/PWM with AEE mode, the TPS629211-Q1 provides the highest efficiency over the entire input voltage and output voltage range by automatically adjusting the switching frequency of the converter (see Equation 8). To keep the efficiency high over the entire duty cycle range, the switching frequency is adjusted while maintaining the ripple current amplitudes. This feature compensates for the very small duty cycles of high  $V_{\text{IN}}$  to low  $V_{\text{OUT}}$  conversions, which can limit the control range in other topologies.

$$F_{SW}\left(MHz\right) = 10 \times V_{OUT} \times \frac{V_{IN} - V_{OUT}}{{V_{IN}}^2} \tag{8}$$

Traditionally, the efficiency of a switched mode converter decreases if  $V_{OUT}$  decreases,  $V_{IN}$  increases, or both. By decreasing the switching losses at lower  $V_{OUT}$  values or higher  $V_{IN}$  values, the AEE feature provides an efficiency enhancement across various duty cycles, especially for the lower  $V_{OUT}$  values, where fixed frequency converters suffer from a significant efficiency drop. Furthermore, when used with the recommended 2.2- $\mu$ H inductor, the ripple current amplitudes remains low enough to deliver the full output current without reaching current limit across the entire range of input and output voltages (see Figure 8-4).

By using the same TON configuration (see Equation 9) across the entire load range in AEE mode, the inductor ripple current in AEE mode becomes effectively independent of the output voltage and can be approximated by Equation 9:




Figure 8-4. Typical Inductor Ripple Current Versus Input Voltage in AEE Mode

The TPS629211-Q1 operates in AEE mode as long as the output current is higher than half the ripple current of the inductor. To maintain high efficiency at light loads, the device enters power save mode at the boundary to discontinuous mode (DCM), which happens when the output current becomes smaller than half the inductor ripple current.

# 8.4.4 100% Duty-Cycle Operation

The duty cycle of the buck converter operated in PWM mode is given in Equation 10.

$$D = \frac{V_{OUT}}{V_{IN}} \tag{10}$$

The duty cycle increases as the input voltage comes close to the output voltage and the off time of the high-side switch gets smaller. When the minimum off time of typically 80 ns is reached, the TPS629211-Q1 scales down its switching frequency while it approaches 100% mode. In 100% mode, the device keeps the high-side switch on continuously as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences. For example, getting the longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$V_{IN(MIN)} = V_{OUT} + I_{OUT} \times (R_{DS(ON)} + R_L) \tag{11}$$

where:

- I<sub>OUT</sub> is the output current.
- R<sub>DS(on)</sub> is the on-state resistance of the high-side FET.
- R<sub>I</sub> is the DC resistance of the inductor used.



## 8.4.5 Starting into a Prebiased Load

The TPS629211-Q1 is capable of starting into a prebiased output. The device only starts switching when the internal soft-start ramp is equal or higher than the feedback voltage. If the voltage at the feedback pin is biased to a higher voltage than the nominal value, the TPS629211-Q1 does not start switching unless the voltage at the feedback pin drops to the target. Performance is the same for devices configured for VSET operation (internal feedback), however, the switching is delayed until the soft-start ramp reaches the internal feedback voltage.

# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS629211-Q1 device is a highly efficient, small, and highly-flexible synchronous step-down DC-DC converter that is easy to use. A wide input voltage range of 3 V to 10 V supports a wide variety of inputs like 9-V supply rails, single-cell or dual-cell Li-lon, and 5-V or 3.3-V rails.

## 9.2 Typical Application




Figure 9-1. Typical Application Setup

**Table 9-1. List of Components** 

Reference	Description	Manufacturer
IC	10-V, 1-A Step-Down Converter	TPS629211-Q1; Texas Instruments
L1	2.2-µH inductor	XGL3530-222; Coilcraft
C1	4.7 μF, 25 V, Ceramic, 1206	CGA5L1X7R1E475K160AC, TDK
C2	22 μF, 6.3 V, Ceramic, 0805	GCM21BD70J226ME36L, MuRata
R1	Depending on V <sub>OUT</sub> ; see Section 9.2.2.2.	Standard 1% metal film
R2	Depending on V <sub>OUT</sub> ; see Section 9.2.2.2.	Standard 1% metal film
R3	Depending on device setting, see Section 8.3.1.	Standard 1% metal film

Product Folder Links: TPS629211-Q1

#### 9.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

#### 9.2.2 Detailed Design Procedure

## 9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS629211-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 9.2.2.2 Programming the Output Voltage

The output voltage of the TPS629211-Q1 is adjustable and can be programmed for output voltages from 0.6 V to 5.5 V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from Table 9-2. TI recommends to size R2 to be less than 300 k $\Omega$  to allow for a feedback current of at least 2  $\mu$ A. Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \times \left(\frac{VOUT}{VFR} - 1\right) \tag{12}$$

where

VFB is 0.6 V.

Table 9-2. Setting the Output Voltage

Nominal Output Voltage	R1	R2	Exact Output Voltage
0.8 V	51 kΩ	150 kΩ	0.804 V
1.2 V	130 kΩ	130 kΩ	1.200 V
1.5 V	150 kΩ	100 kΩ	1.500 V
1.8 V	475 kΩ	237 kΩ	1.803 V
2.5 V	523 kΩ	165 kΩ	2.502 V
3.3 V	619 kΩ	137 kΩ	3.311 V
5 V	619 kΩ	84.5 kΩ	4.995 V

## 9.2.2.3 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the control loop of the device. The TPS629211-Q1 is optimized to work within a range of external components.

#### 9.2.2.3.1 Output Filter and Loop Stability

The TPS629211-Q1 is internally compensated to be stable with a range of LC filter combinations. The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter using Equation 13.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



$$f_{LC} = \frac{1}{2\pi\sqrt{L \times C}} \tag{13}$$

Table 9-3 can be used to simplify the output filter component selection. The values in Table 9-3 are nominal values, and the effective capacitance was considered to be +20% and -50%. Different values can work, but care has to be taken on the loop stability which is affected. More information on the sizing of the LC filter of a DCS-Control regulator can be found in the *Optimizing the TPS62130/40/50/60 Output Filter Application Note*.

Table 9-3. Recommended LC Output Filter Combinations

	4.7 μF	10 μF	22 μF	47 μF	100 μF	200 μF
1 μH <sup>(3) (4)</sup>			√	√	√	√ (2)
1.5 µH		√	√	√	√ (2)	
2.2 μΗ		√	√(1)	√	√ (2)	
3.3 µH	√	√	√	√		
4.7 µH	√	√	√	√(2)		

- (1) This LC combination is the standard value and recommended for most applications.
- (2) Output capacitance must have an ESR of  $\geq$  10 m $\Omega$  for stable operation. See Section 9.3.1.
- (3) Not recommended for 1-MHz operation
- (4) At full load, I<sub>Lpeak</sub> can exceed I<sub>LIM HS</sub> at higher input or output voltages.

Although the TPS629211-Q1 is stable without the pole and zero being in a particular location, an external feedforward capacitor can also be added to adjust their location based on the specific needs of the application. This can provide better performance in power save mode, improved transient response, or both.

A more detailed discussion on the optimization for stability versus transient response can be found in the Optimizing Transient Response of Internally Compensated DC-DC Converters Application Note and Feedforward Capacitor to Improve Stability and Bandwidth of TPS621/821-Family Application Note.

#### 9.2.2.3.2 Inductor Selection

The TPS629211-Q1 is designed for a nominal 2.2-µH inductor. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 2.2 µH cause larger inductor current ripple, which cause larger negative inductor currents in forced PWM mode and higher peak currents at full load. Therefore, they are not recommended at larger voltages across the inductor as it is the case for high input voltages and low output voltages. With low output current in forced PWM mode, this causes a larger negative inductor current peak that can exceed the negative current limit. At low or no output current and small inductor values, the output voltage can therefore not be regulated any more. More detailed information on further LC combinations can be found in the *Optimizing the TPS62130/40/50/60 Output Filter Application Note*.

The inductor selection is affected by several effects like the following:

- Inductor ripple current
- · Output ripple voltage
- PWM-to-PFM transition point
- Efficiency

In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 14 calculates the maximum inductor current.

$$I_{L(MAX)} = I_{OUT(MAX)} + \frac{\Delta I_{L(MAX)}}{2} \tag{14}$$

$$\Delta I_{L(MAX)} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN(MAX)}}}{L_{(MIN)} \times f_{SW}}$$
(15)

where:

I<sub>I</sub> (max) is the maximum inductor current.

www.ti.com

- $\Delta I_L$  is the peak-to-peak inductor ripple current.
- L(min) is the minimum effective inductor value.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to add a margin of approximately 20%. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS629211-Q1 and are recommended for use:

Table 9-4. List of Inductors

Туре	Inductance [µH]	DCR [mΩ]	Current [A] <sup>(1)</sup>	Dimensions [L×W×H] mm	Manufacturer
DFE252012PD-2R2M <sup>(2)</sup>	2.2 µH, ±20%	84	2.8	2.5 × 2.0 × 1.2	muRata
XGL3530-222ME	2.2 µH, ±20%	20	4.0	3.5 × 3.2 × 3	Coilcraft
XGL4020-222ME	2.2 µH, ±20%	19.5	6.2	4 × 4 × 2.1	Coilcraft
XGL3530-332ME	3.3 µH, ±20%	33	3.3	3.5 × 3.2 × 3	Coilcraft
XGL4020-472ME	4.7 μH, ±20%	43	4.1	4 × 4 × 2.1	Coilcraft

I<sub>SAT</sub> at 30% drop

The inductor value also determines the load current at which power save mode is entered:

$$I_{Load(PSM)} = \frac{1}{2} \times \Delta I_L \tag{16}$$

#### 9.2.2.3.3 Capacitor Selection

## 9.2.2.3.3.1 Output Capacitor

The recommended value for the output capacitor is 22 µF. The architecture of the TPS629211-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode (see Optimizing the TPS62130/40/50/60 Output Filter Application Note for more information).

In power save mode, the output voltage ripple depends on the following:

- Output capacitance
- **ESR**
- **ESL**
- Peak inductor current

Using ceramic capacitors provides small ESR, ESL, and low ripple.

The output capacitor must be as close as possible to the device, and TI recommends to have the VOS signal and feedback resistors (if used) must be connected to the positive terminal of the output capacitor.

For large output voltages, the DC bias effect of ceramic capacitors is large and the effective capacitance has to be observed.

#### 9.2.2.3.3.2 Input Capacitor

For most applications, 4.7-µF nominal is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low-ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and must be placed as close as possible to the VIN and GND pins.

**Table 9-5. List of Capacitors** 

Туре	Nominal Capacitance [μF]	Voltage Rating [V]	Size	Manufacturer
CGA5L1X7R1E475K160AC	4.7	25	1206 <sup>(1)</sup>	TDK

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

For smaller size solutions that do not require maximum efficiency at the full output current



**Table 9-5. List of Capacitors (continued)** 


Туре	Nominal Capacitance [μF]	Voltage Rating [V]	Size	Manufacturer
CGA5L1X7R1E106K160AC	10	25	1206 <sup>(1)</sup>	TDK

<sup>(1)</sup> Smaller (0805 or 0603) options may be used and are available from various manufacturers.


Submit Document Feedback




## 9.2.3 Application Curves
















































Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

210 180 150

120 90


30

-30 -60

-90

-120

## 9.2.3 Application Curves (continued)



## 9.3 System Examples

## 9.3.1 Powering Multiple Loads

In applications where the TPS629211-Q1 is used to power multiple load circuits, it is possible that the total capacitance on the output is very large. To properly regulate the output voltage, there must be an appropriate AC signal level on the VOS pin. Tantalum capacitors have a large enough ESR to keep output voltage ripple sufficiently high on the VOS pin. With low-ESR ceramic capacitors, the output voltage ripple can get very low, so it is not recommended to use a large capacitance directly on the output of the device. If there are several load circuits with their associated input capacitor on a PCB, these loads are typically distributed across the board. This adds enough trace resistance ( $R_{trace}$ ) to keep a large enough AC signal on the VOS pin for proper regulation.

The minimum total trace resistance on the distributed load is 10 m $\Omega$ . The total capacitance n × C<sub>IN</sub> in Figure 9-76 was 32 × 47  $\mu$ F of ceramic X7R capacitors.




Figure 9-76. Multiple Loads Example

#### 9.3.2 Inverting Buck-Boost (IBB)

The must generate negative voltage rails for electronic designs is a common challenge. The wide 3-V to 10-V input voltage range of the TPS629211-Q1 makes it ideal for an inverting buck-boost (IBB) circuit, where the output voltage is inverted or negative with respect to ground.

The circuit operation in the IBB topology differs from that in the traditional buck topology. Though the components are connected the same as with a traditional buck converter, the output voltage terminals are reversed. See Figure 9-77 and Figure 9-78.

The maximum input voltage that can be applied to an IBB converter is less than the maximum voltage that can be applied to the TPS629211-Q1 in a typical buck configuration. This is because the ground pin of the IC is connected to the (negative) output voltage. Therefore, the input voltage across the device is  $V_{IN}$  to  $V_{OUT}$ , and not  $V_{IN}$  to ground. Thus, the input voltage range of the TPS629211-Q1 in an IBB configuration becomes 3 V to 10 V +  $V_{OUT}$ , where  $V_{OUT}$  is a negative value.

The output voltage range is the same as when configured as a buck converter, but only negative. Thus, the output voltage for a TPS629211-Q1 in an IBB configuration can be set between –0.4 V and –5.5 V.

The maximum output current for the TPS629211-Q1 in an IBB topology is normally lower than a traditional buck configuration due to the average inductor current being higher in an IBB configuration. Traditionally, lower input or (more negative) output voltages results in a lower maximum output current. However, using a larger inductor value or the higher 2.5-MHz frequency setting can be used to recover some or all of this lost maximum current capability.

When implementing an IBB design, it is important to understand that the IC ground is tied to the negative voltage rail, and in turn, the electrical characteristics of the TPS629211-Q1 device are referenced to this rail. During power up, as there is no charge in the output capacitor, the IC GND pin (and  $V_{OUT}$ ) are effectively 0 V, thus parameters such as the  $V_{IN}$  UVLO and EN thresholds are the same as in a typical buck configuration. However, after the output voltage is in regulation, due to the negative voltage on the IC GND pin, the device traditionally continues to operate below what can appear to be the normal UVLO/EN falling thresholds relative to the system ground. Thus, special care must be taken if the user is using the dynamic mode change feature on the MODE pin of the TPS629211-Q1 or driving the EN pin from an upstream microcontroller as the high and low thresholds are relative to the negative rail and not the system ground.

More information on using a DCS regulator in an IBB configuration can be found in the *Description Compensating the Current Mode Boost Control Loop Application Note* and *Using the TPS6215x in an Inverting Buck-Boost Topology Application Note*.




Figure 9-77. IBB Example with Adjustable Feedback




Figure 9-78. IBB Example with Internal Feedback

## 9.4 Power Supply Recommendations

The power supply to the TPS629211-Q1 must have a current rating according to the supply voltage, output voltage, and output current of the TPS629211-Q1.

## 9.5 Layout

#### 9.5.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more so at high switching frequencies. Therefore, the PCB layout of the TPS629211-Q1 demands careful attention to make sure proper operation and to get the performance specified. A poor layout can lead to issues like the following:

- Poor regulation (both line and load)
- Stability and accuracy weaknesses

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

- Increased EMI radiation
- Noise sensitivity

See Figure 9-79 for the recommended layout of the TPS629211-Q1, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin of the TPS629211-Q1.

Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces must be avoided. Loops that conduct an alternating current must outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB and VOS must be connected with short wires and not nearby high dv/dt signals (for example, SW). As they carry information about the output voltage, they also must be connected as close as possible to the actual output voltage (at the output capacitor). The FB resistors, R1 and R2, must be kept close to the IC and connect directly to those pins and the system ground plane. The same applies for the S-CONFIG/MODE and VSET programming resistors.

The package uses the pins for power dissipation. Thermal vias on the VIN, GND, and SW pins help to spread the heat through the PCB.

In case any of the digital inputs (EN or S-CONF/MODE pins) must be tied to the input supply voltage at VIN, the connection must be made directly at the input capacitor as indicated in the schematics.

The recommended layout is implemented on the EVM and shown in the TPS629211-Q1EVM User's Guide.

#### 9.5.2 Layout Example




Figure 9-79. TPS629211-Q1 Layout

#### 9.5.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

The following are basic approaches for enhancing thermal performance:

- Improving the power dissipation capability of the PCB design (for example, increasing copper thickness, thermal vias, number of layers)
- · Introducing airflow in the system



For more details on how to use the thermal parameters, see the *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Note* and *Semiconductor and IC Package Thermal Metrics Application Note*.

The TPS629211-Q1 is designed for a maximum operating junction temperature (T<sub>J</sub>) of 150°C. Therefore, the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, TI recommends to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance. Additionally, the DYC package option (see Figure 6-2) with extended leads can also be used to further reduce the thermal resistance of a design.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.

## 10 Device and Documentation Support

## 10.1 Device Support

## 10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 10.1.2 Development Support

### 10.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS629211-Q1 device with the WEBENCH® Power Designer.

- Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## **10.2 Documentation Support**

#### 10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics Application Note
- Texas Instruments, TPS629211-Q1EVM User's Guide
- Texas Instruments, Description Compensating the Current Mode Boost Control Loop Application Note
- Texas Instruments, Using the TPS6215x in an Inverting Buck-Boost Topology Application Note
- Texas Instruments, Optimizing the TPS62130/40/50/60 Output Filter Application Note
- Texas Instruments, Optimizing Transient Response of Internally Compensated DC-DC Converters Application Note
- Texas Instruments, Description Compensating the Current Mode Boost Control Loop Application Note

## 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.



All trademarks are the property of their respective owners.

## 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 23-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS629211QDRLRQ1	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 150	T211	Samples
TPS629211QDYCRQ1	ACTIVE	SOT-5X3	DYC	8	4000	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 150	T11Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 23-Jun-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Aug-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	TPS629211QDRLRQ1	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3
ĺ	TPS629211QDYCRQ1	SOT-5X3	DYC	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 18-Aug-2023



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TPS629211QDRLRQ1	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
ı	TPS629211QDYCRQ1	SOT-5X3	DYC	8	4000	210.0	185.0	35.0






#### NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.






- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








## NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.





- 4. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.





- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated