HIGH INPUT VOLTAGE BUCK-BOOST CONVERTER WITH 2A SWITCH CURRENT

FEATURES

• Up to 93% Efficiency
• 2A/1A Output Current at 5V in Buck Mode
• 1.3A Output Current at 5V in Boost Mode (VIN>4V)
• Automatic Transition Between Step Down and Boost Mode
• Typical Device Quiescent Current less than 30μA
• Input Voltage Range: 2.5V to 12V
• Fixed and Adjustable Output Voltage Options from 2.5V to 8V
• Power Save Mode for Improved Efficiency at Low Output Power
• Forced Fixed Frequency Operation at 2.4MHz and Synchronization Possible
• Power Good Output
• Buck-Boost Overlap Control™
• Load Disconnect During Shutdown
• Overtemperature Protection
• Overvoltage Protection
• Available in a 3-mm × 3-mm, SON-10 Package

APPLICATIONS

• Dual LI-Ion Application
• DSC’s and Camcorders
• Notebook Computer
• Industrial Metering Equipment
• Ultra Mobile PC’s and Mobile Internet Devices
• Personal Medical Products
• High Power LED’s

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

• Controlled Baseline
• One Assembly and Test Site
• One Fabrication Site
• Available in Military (−55°C to 125°C) Temperature Range
• Extended Product Life Cycle
• Extended Product-Change Notification
• Product Traceability

DESCRIPTION

The TPS63060 provides a power supply solution for products powered by either three-cell up to six-cell alkaline, NiCd or NiMH battery, or a one-cell or dual-cell Li-Ion or Li-polymer battery. Output currents can go as high as 2A while using a dual-cell Li-Ion or Li-Polymer Battery, and discharge it down to 5V or lower. The buck-boost converter is based on a fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters Power Save mode to maintain high efficiency over a wide load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency. The maximum average current in the switches is limited to a typical value of 2.25A. The output voltage is programmable using an external resistor divider, or is fixed internally on the chip. The converter can be disabled to minimize battery drain. During shutdown, the load is disconnected from the battery. The device is packaged in a 10-pin SON PowerPAD™ package measuring 3mm × 3mm (DSC).
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>$T_J$</th>
<th>PACKAGE$^{(2)}$</th>
<th>ORDERABLE PART NUMBER</th>
<th>TOP-SIDE MARKING</th>
<th>VID NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>−55°C to 125°C</td>
<td>SON - DSC</td>
<td>TPS63060MDSCTEP</td>
<td>SLL</td>
<td>V62/14602-01XE</td>
</tr>
</tbody>
</table>

$^{(1)}$ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

$^{(2)}$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)$^{(1)}$

<table>
<thead>
<tr>
<th>VALUE</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage range</td>
<td>VIN, VOUT, PS/SYNC, EN, FB</td>
<td>−0.3</td>
<td>17</td>
</tr>
<tr>
<td></td>
<td>L1, L2</td>
<td>−0.3</td>
<td>$V_{IN^+0.3}$</td>
</tr>
<tr>
<td></td>
<td>FB, $V_{AUX}$</td>
<td>−0.3</td>
<td>7.5</td>
</tr>
<tr>
<td>Operating virtual junction temperature range, $T_J$</td>
<td>−55</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Storage temperature range $T_{stg}$</td>
<td>−65</td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>ESD rating$^{(2)}$</td>
<td>Human Body Model - (HBM)</td>
<td>3</td>
<td>kV</td>
</tr>
<tr>
<td></td>
<td>Machine Model - (MM)</td>
<td>200</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Charge Device Model - (CDM)</td>
<td>1</td>
<td>kV</td>
</tr>
</tbody>
</table>

$^{(1)}$ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

$^{(2)}$ ESD testing is performed according to the respective JESD22 JEDEC standard.

### THERMAL INFORMATION

<table>
<thead>
<tr>
<th>THERMAL METRIC$^{(1)}$</th>
<th>TPS63060-EP DSC</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\theta_{JA}$</td>
<td>48.7</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\theta_{Jclp}$</td>
<td>54.8</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\theta_{JB}$</td>
<td>19.8</td>
<td>°C/W</td>
</tr>
<tr>
<td>$\psi_{JT}$</td>
<td>1.1</td>
<td></td>
</tr>
<tr>
<td>$\psi_{JL}$</td>
<td>19.6</td>
<td></td>
</tr>
<tr>
<td>$\theta_{Jcb}$</td>
<td>4.2</td>
<td></td>
</tr>
</tbody>
</table>

$^{(1)}$ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

$^{(2)}$ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

$^{(3)}$ The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

$^{(4)}$ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

$^{(5)}$ The junction-to-top characterization parameter, $\psi_{JT}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{JA}$, using a procedure described in JESD51-2a (sections 6 and 7).

$^{(6)}$ The junction-to-board characterization parameter, $\psi_{JL}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{JB}$, using a procedure described in JESD51-2a (sections 6 and 7).

$^{(7)}$ The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
## RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage at VIN</td>
<td>2.5</td>
<td></td>
<td>12</td>
<td>V</td>
</tr>
<tr>
<td>Output Current $I_{out}$ with $V_{IN} = 10$V to 12V</td>
<td>1</td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Operating junction temperature range, $T_J$</td>
<td>-55</td>
<td></td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

## ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DC/DC STAGE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IN}$ Input voltage range</td>
<td></td>
<td>2.5</td>
<td></td>
<td>12</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IN}$ Minimum input voltage for startup</td>
<td></td>
<td></td>
<td>2.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{OUT}$ Output voltage range</td>
<td></td>
<td>2.5</td>
<td>8</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Minimum duty cycle in step down conversion</td>
<td></td>
<td>10</td>
<td>20</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>$V_{FB}$ Feedback voltage</td>
<td>PS/SYNC = $V_{IN}$</td>
<td>495</td>
<td>500</td>
<td>505</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{FB}$ Feedback voltage</td>
<td>PS/SYNC = GND Referenced to 500mV</td>
<td>0.6</td>
<td>6</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>$f$ Oscillator frequency</td>
<td></td>
<td>1850</td>
<td>2400</td>
<td>3000</td>
<td>kHz</td>
</tr>
<tr>
<td>Frequency range for synchronization</td>
<td></td>
<td>2200</td>
<td>2400</td>
<td>2600</td>
<td>kHz</td>
</tr>
<tr>
<td>$I_{SW}$ Average inductance current limit</td>
<td>$V_{IN} = 5$V, $T_J = 25°C$</td>
<td>2000</td>
<td></td>
<td>2500</td>
<td>mA</td>
</tr>
<tr>
<td>High side switch on resistance</td>
<td>$V_{IN} = 5$V</td>
<td>90</td>
<td></td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td>Low side switch on resistance</td>
<td>$V_{IN} = 5$V</td>
<td>95</td>
<td></td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td>Line regulation</td>
<td>Power Save Mode disabled</td>
<td>0.5</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Load regulation</td>
<td>Power Save Mode disabled</td>
<td>0.5</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>$I_q$ Quiescent current</td>
<td>$V_{IN} &gt; V_{OUT}$</td>
<td>30</td>
<td>64</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_s$ Quiescent current</td>
<td>$I_O = 0$ mA, $V_{EN} = V_{IN} = 5$V, $V_{OUT} = 5$V</td>
<td>7</td>
<td>28</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_S$ Shutdown current</td>
<td>$V_{EN} = 0$ V, $V_{IN} = 5$V</td>
<td>0.3</td>
<td>2</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td><strong>CONTROL STAGE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{AUX}$ Maximum bias voltage</td>
<td>$V_{IN} &gt; V_{OUT}$</td>
<td></td>
<td></td>
<td>$V_{IN}$</td>
<td>7</td>
</tr>
<tr>
<td>$I_{AUX}$ Load current at $V_{AUX}$</td>
<td>$V_{IN} &lt; V_{OUT}$</td>
<td></td>
<td></td>
<td>$V_{OUT}$</td>
<td>7</td>
</tr>
<tr>
<td>UVLO Under voltage lockout threshold $V_{IN}$</td>
<td>Voltage decreasing</td>
<td>1.8</td>
<td>1.9</td>
<td>2.2</td>
<td>V</td>
</tr>
<tr>
<td>UVLO hysteresis</td>
<td></td>
<td>300</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>$V_{IL}$ EN, PS/SYNC input low voltage</td>
<td></td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$ EN, PS/SYNC input high voltage</td>
<td></td>
<td>1.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IL}$ EN, PS/SYNC input low voltage</td>
<td>Clamped on GND or $V_{IN}$</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$ EN, PS/SYNC input high voltage</td>
<td>$I_{PGL} = 10$ µA</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>PG output low voltage</td>
<td>$V_{OUT} = 5$V, $I_{PGL} = 10$ µA</td>
<td>0.04</td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>PG output leakage current</td>
<td></td>
<td>0.01</td>
<td>0.1</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>Output overvoltage protection</td>
<td></td>
<td>12</td>
<td>16</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Overtemperature protection</td>
<td></td>
<td>140</td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Overtemperature hysteresis</td>
<td></td>
<td>20</td>
<td></td>
<td></td>
<td>°C</td>
</tr>
</tbody>
</table>
Figure 1. TPS63060-EP Operating Life Derating Chart

(1) See datasheet for absolute maximum and minimum recommended operating conditions.

(2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

(3) Enhanced plastic product disclaimer applies.
**PIN ASSIGNMENTS**

**DSC PACKAGE (TOP VIEW)**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN</td>
<td>Enable</td>
<td>I</td>
<td>Enable input. (1 enabled, 0 disabled)</td>
</tr>
<tr>
<td>FB</td>
<td>Voltage feedback</td>
<td>I</td>
<td>Voltage feedback of adjustable versions, must be connected to VOUT on fixed output voltage versions</td>
</tr>
<tr>
<td>GND</td>
<td>Control / logic ground</td>
<td></td>
<td>Control / logic ground</td>
</tr>
<tr>
<td>L1</td>
<td>Connection for Inductor</td>
<td>I</td>
<td>Connection for Inductor</td>
</tr>
<tr>
<td>L2</td>
<td>Connection for Inductor</td>
<td>I</td>
<td>Connection for Inductor</td>
</tr>
<tr>
<td>PS/SYNC</td>
<td>Enable / disable power save mode</td>
<td>I</td>
<td>Enable / disable power save mode (1 disabled, 0 enabled, clock signal for synchronization)</td>
</tr>
<tr>
<td>PG</td>
<td>Output power good</td>
<td>O</td>
<td>Output power good (1 good, 0 failure; open drain)</td>
</tr>
<tr>
<td>PGND</td>
<td>PowerPAD™ Power ground</td>
<td></td>
<td>Power ground</td>
</tr>
<tr>
<td>VIN</td>
<td>Supply voltage for power stage</td>
<td>I</td>
<td>Supply voltage for power stage</td>
</tr>
<tr>
<td>VOUT</td>
<td>Buck-boost converter output</td>
<td>O</td>
<td>Buck-boost converter output</td>
</tr>
<tr>
<td>VAUX</td>
<td>Connection for Capacitor</td>
<td></td>
<td>Connection for Capacitor</td>
</tr>
<tr>
<td>PowerPAD™</td>
<td>Must be soldered to achieve appropriate power dissipation. Must be connected to PGND.</td>
<td></td>
<td>Must be soldered to achieve appropriate power dissipation. Must be connected to PGND.</td>
</tr>
</tbody>
</table>
FUNCTIONAL BLOCK DIAGRAM

- VIN
- VOUT
- VAUX
- PG
- PS/SYNC
- EN
- GND
- VREF
- FB
- L1
- L2
- VOUT
- PGND
- Bias Regulator
- Current Sensor
- Gate Control
- Modulator
- Oscillator
- Temperature Control
- Device Control
**TYPICAL CHARACTERISTICS**

**OUTPUT CURRENT VS INPUT VOLTAGE**

- TPS63060
- \( V_O = 2.5 \text{ V} \)
- \( V_O = 8 \text{ V} \)

**EFFICIENCY VS OUTPUT CURRENT**

- TPS63060
- Power Save Enabled
- \( V_I = 4.8 \text{ V} V_O = 8 \text{ V} \)
- \( V_I = 7.2 \text{ V} V_O = 8 \text{ V} \)
- \( V_I = 4.8 \text{ V} V_O = 2.5 \text{ V} \)
- \( V_I = 7.2 \text{ V} V_O = 2.5 \text{ V} \)

**EFFICIENCY VS INPUT VOLTAGE**

- TPS63060
- Power Save Disabled
- \( I_O = 500 \text{ mA} \)
- \( I_O = 1000 \text{ mA} \)
- \( I_O = 1300 \text{ mA} \)
- \( I_O = 10 \text{ mA} \)

---

**Figure 2.**

**Figure 3.**

**Figure 4.**

**Figure 5.**
TPS63060-EP

TYPICAL CHARACTERISTICS (continued)

EFFICIENCY vs INPUT VOLTAGE

Figure 6.

TPS63060 V_O = 2.5 V
Power Save Disabled

EFFICIENCY vs INPUT VOLTAGE

Figure 7.

TPS63060 V_O = 8 V
Power Save Enabled

EFFICIENCY vs INPUT VOLTAGE

Figure 8.

TPS63060 V_O = 8 V
Power Save Disabled

EFFICIENCY vs INPUT VOLTAGE

Figure 9.

TPS63060 V_O = 2.5 V

Copyright © 2013, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: TPS63060-EP
TPS63060, V_o = 8 V

Figure 10.

Figure 11.

Figure 12.

Figure 13.
### Table 1. List of Components

<table>
<thead>
<tr>
<th>REFERENCE</th>
<th>DESCRIPTION</th>
<th>MANUFACTURER</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS63060</td>
<td>TPS63060</td>
<td>Texas Instruments</td>
</tr>
<tr>
<td>L1</td>
<td>1µH, 3 mm x 3 mm x 1.5 mm</td>
<td>Coilcraft , XFL4020-102</td>
</tr>
<tr>
<td>C1</td>
<td>2 x 10 µF 16V, 0805, X5R ceramic</td>
<td>Taiyo Yuden, EMK212BJ</td>
</tr>
<tr>
<td>C2</td>
<td>3 x 22 µF 16V, 0805, X5R ceramic</td>
<td>Taiyo Yuden, LMK212BJ</td>
</tr>
<tr>
<td>C3</td>
<td>0.1 µF, X5R ceramic</td>
<td></td>
</tr>
<tr>
<td>C4</td>
<td>10pF, ceramic</td>
<td></td>
</tr>
<tr>
<td>R1, R2</td>
<td>Depending on the output voltage: R1=0, C4 and R2 n.a.</td>
<td></td>
</tr>
</tbody>
</table>
The controller circuit of the device is based on an average current mode topology. The controller also uses input and output voltage feedforward. Changes of input and output voltage are monitored and immediately can change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier gets its feedback input from the FB pin. At adjustable output voltages, a resistive voltage divider must be connected to that pin. At fixed output voltages, FB must be connected to the output voltage to directly sense the voltage. Fixed output voltage versions use a trimmed internal resistive divider. The feedback voltage will be compared with the internal reference voltage to generate a stable and accurate output voltage.

The device uses 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range. To avoid ground shift problems due to the high currents in the switches, two separate ground pins GND and PGND are used. The reference for all control functions is the GND pin. The power switches are connected to PGND. Both grounds must be connected on the PCB at only one point, ideally, close to the GND pin. Due to the 4-switch topology, the load is always disconnected from the input during shutdown of the converter. To protect the device from overheating an internal temperature sensor is implemented.

**Buck-Boost Operation**

To regulate the output voltage at all possible input voltage conditions, the device automatically switches from buck operation to boost operation and back as required. It always uses one active switch, one rectifying switch, one switch permanently on, and one switch permanently off. Therefore, it operates as a step down converter (buck) when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are permanently switching. Controlling the switches this way allows the converter to maintain high efficiency at the most important point of operation, when the input voltage is close to the output voltage. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses.

**Control Loop Description**

The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. Figure 18 shows the control loop.

The non inverting input of the transconductance amplifier Gmc can be assumed to be constant. The output of Gmv defines the average inductor current. The current through resistor RS, which represents the actual inductor current, is compared to the desired value and the difference, or current error, is amplified and compared to the sawtooth ramp of either the Buck or the Boost.

The Buck-Boost Overlap Control™ makes sure that the classical buck-boost function, which would cause two switches to be on every half a cycle, is avoided. Thanks to this block whenever all switches becomes active during one clock cycle, the two ramps are shifted away from each other. However, when there is no switching activities because there is a gap between the ramps, the ramps are moved closer together. As a result the number of classical buck-boost cycles or no switching is reduced to a minimum and high efficiency values are achieved.

Slope compensation is not required to avoid subharmonic oscillation which are otherwise observed when working with peak current mode control with D>0.5.

Nevertheless the amplified inductor current downslope at one input of the PWM comparator must not exceed the oscillator ramp slope at the other comparator input. This purpose is reached limiting the gain of the current amplifier.
Power-save mode and synchronization

The PS/SYNC pin can be used to select different operation modes. Power Save Mode is used to improve efficiency at light load. To enable Power-Save, PS/SYNC must be set low. If PS/SYNC is set low then Power Save Mode is entered when the average inductor current gets lower than about 100mA. At this point the converter operates with reduced switching frequency and with a minimum quiescent current to maintain high efficiency.

During the Power Save Mode, the output voltage is monitored with a comparator by the threshold comp low and comp high. When the device enters Power Save Mode, the converter stops operating and the output voltage drops. The slope of the output voltage depends on the load and the value of output capacitance. As the output voltage falls below the comp low threshold set to 2.5% typical above Vout, the device ramps up the output voltage again, by starting operation using a programmed average inductor current higher than required by the current load condition. Operation can last for one or several pulses. The converter continues these pulses until the comp high threshold, set to typically 3.5% above Vout nominal, is reached and the average inductor current gets lower than about 100mA. When the load increases above the minimum forced inductor current of about 100mA, the device will automatically switch to PWM mode.

The Power Save Mode can be disabled by programming the PS/SYNC high. Connecting a clock signal at PS/SYNC forces the device to synchronize to the connected clock frequency.

Synchronization is done by a PLL to lower and higher frequencies compared to the internal clock. The PLL can also tolerate missing clock pulses without the converter malfunctioning. The PS/SYNC input supports standard logic thresholds.
Dynamic voltage positioning

As detailed in Figure 19, the output voltage is typically 3% above the nominal output voltage at light load currents, as the device is in Power Save Mode. This gives additional headroom for the voltage drop during a load transient from light load to full load. This allows the converter to operate with a small output capacitor and still have a low absolute voltage drop during heavy load transient changes. See Figure 19 for detailed operation of the Power Save Mode.

Dynamic Current limit

In order to keep the output voltage regulated when the power source becomes weaker the device has implemented a dynamic current limit function. The maximum current allowed through the switch depends on the voltage applied at the input terminal of the TPS6306X. The curve in Figure 20 shows this dependency, and the $I_{SW}$ versus $V_{IN}$. The dynamic current limit has its lowest value when reaching the minimum recommended supply voltage at $V_{IN}$.

Given the $I_{SW}$ value from Figure 20, it is then possible to calculate the output current reached in boost mode using Equation 1 and Equation 2 and in buck mode using Equation 3 and Equation 4.

\[
D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}
\]

(1)

Maximum Output Current Boost

\[
I_{OUT} = \eta \times I_{SW} \times (1 - D)
\]

(2)

Duty Cycle Boost

\[
D = \frac{V_{OUT}}{V_{IN}}
\]

(3)

Maximum Output Current Buck

\[
I_{OUT} = I_{SW}
\]

(4)

With,

\[\eta = \text{Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)}\]

\[f = \text{Converter switching frequency (typical 2.4 MHz)}\]

\[L = \text{Selected inductor value}\]
If the die temperature increases above the recommended maximum temperature, the dynamic current limit becomes active. The current limit is reduced with temperature increasing.

**Figure 20. Average Inductance Current versus Input Voltage**

**Device Enable**

The device is put into operation when EN is set high. It is put into a shutdown mode when EN is set to GND. In shutdown mode, the regulator stops switching, all internal control circuitry is switched off, and the load is disconnected from the input. This means that the output voltage can drop below the input voltage during shutdown. During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents flowing from the input.

**Power Good**

The device has a built-in power good function to indicate whether the output voltage is regulated properly. As soon as the average inductor current gets limited to a value below the current the voltage regulator demands for maintaining the output voltage the power good output gets low impedance. The output is open drain, so its logic function can be adjusted to any voltage level the connected logic is using, by connecting a pull up resistor to the supply voltage of the logic. By monitoring the status of the current control loop, the power good output provides the earliest indication possible for an output voltage break down and leaves the connected application a maximum time to safely react.

**Softstart and Short Circuit Protection**

After being enabled, the device starts operating. The average current limit ramps up from an initial 400mA following the output voltage increasing. At an output voltage of about 1.2V, the current limit is at its nominal value. If the output voltage does not increase, the current limit will not increase. There is no timer implemented. Thus, the output voltage overshoot at startup, as well as the inrush current, is kept at a minimum. The device ramps up the output voltage in a controlled manner even if a large capacitor is connected at the output. When the output voltage does not increase above 1.2V, the device assumes a short circuit at the output, and keeps the current limit low to protect itself and the application. At a short on the output during operation, the current limit is also kept under 2A typically (minimum average inductance current).

**Overvoltage Protection**

If, for any reason, the output voltage is not fed back properly to the input of the voltage amplifier, control of the output voltage will not work anymore. Therefore, overvoltage protection is implemented to avoid the output voltage exceeding critical values for the device and possibly for the system it is supplying. The implemented overvoltage protection circuit monitors the output voltage internally as well. If it reaches the overvoltage threshold, the voltage amplifier regulates the output voltage to this value.
Undervoltage Lockout
An undervoltage lockout function prevents device start-up if the supply voltage on VIN is lower than approximately its threshold (see the Electrical Characteristics table). When in operation, the device automatically enters the shutdown mode if the voltage on VIN drops below the undervoltage lockout threshold. The device automatically restarts if the input voltage recovers to the minimum operating input voltage.

Overtemperature Protection
The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see the Electrical Characteristics table) the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the overtemperature threshold.
APPLICATION INFORMATION

DESIGN PROCEDURE

The TPS6306x series of buck-boost converter has internal loop compensation. Therefore, the external L-C filter has to be selected to work with the internal compensation. When selecting the output filter a low limit for the inductor value exists to avoid subharmonic oscillation which could be caused by a far too fast ramp up of the amplified inductor current. For the TPS6306x series, the minimum inductor value should be kept at 1µH. Selecting a larger output capacitor value is less critical because the corner frequency moves to lower frequencies. To simplify this process, Table 2 outlines possible inductor and capacitor value combinations.

<table>
<thead>
<tr>
<th>INDUCTOR VALUE [µH]</th>
<th>OUTPUT CAPACITOR VALUE [µF]</th>
<th>44</th>
<th>66</th>
<th>100</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>1.5</td>
<td>√</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
</tbody>
</table>

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and ~30%.
(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and ~50%.
(3) Typical application. Other check mark indicates recommended filter combinations

Inductor Selection

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high-switching frequencies the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, with the chosen inductance value, the peak current for the inductor in steady state operation can be calculated. Equation 1 and Equation 5 show how to calculate the peak current $I_{PEAK}$. Only the equation which defines the switch current in boost mode is reported because this is providing the highest value of current and represents the critical current value for selecting the right inductor.

$$I_{PEAK} = \frac{I_{out}}{\eta \times (1 - D)} + \frac{V_{in} \times D}{2 \times f \times L}$$

With,

- $D =$ Duty Cycle in Boost mode
- $f =$ Converter switching frequency (typical 2.4 MHz)
- $L =$ Selected inductor value
- $\eta =$ Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)

**Note:** The calculation must be done for the minimum input voltage which is possible to have in boost mode

Consideration must be given to the load transients and error conditions that can cause higher inductor currents. This must be taken into consideration when selecting an appropriate inductor. See Table 3 for typical inductors.

The size of the inductor can also affect the stability of the feedback loop. In particular the boost transfer function exhibits a right half-plane zero, whose frequency is inverse proportional to the inductor value and the load current. This means higher is the value of inductance and load current more possibilities has the right half plane zero to be moved at lower frequency. This could degrade the phase margin of the feedback loop. It is recommended to choose the inductor’s value in order to have the frequency of the right half plane zero >400kHz. The frequency of the RHPZ can be calculated using Equation 6.

$$f_{RHPZ} = \frac{(1 - D)^2 \times V_{out}}{2\pi \times I_{out} \times L}$$

With,
D = Duty Cycle in Boost mode

Note: The calculation must be done for the minimum input voltage which is possible to have in boost mode

<table>
<thead>
<tr>
<th>INDUCTOR VALUE</th>
<th>COMPONENT SUPPLIER</th>
<th>SIZE (LxWxH mm)</th>
<th>Isat/DCR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 µH</td>
<td>Coilcraft XFL4020-102</td>
<td>4 x 4 x 2.1</td>
<td>5.1A/10.8 mΩ</td>
</tr>
<tr>
<td>1 µH</td>
<td>TOKO DEM2815 1226AS-H-1R0N</td>
<td>3 x 3.2 x 1.5</td>
<td>2.7A/27 mΩ</td>
</tr>
<tr>
<td>1.5µH</td>
<td>Coilcraft XFL4020-152</td>
<td>4 x 4 x 2.1</td>
<td>4.4A/ 14.40mΩ</td>
</tr>
</tbody>
</table>

Table 3. Inductor Selection

Capacitor selection

Input Capacitor
At least a 20µF input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended.

Output Capacitor
For the output capacitor, use of a small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC is recommended. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the VOUT and PGND pins of the IC. The recommended typical output capacitor value is 66µF with a variance as outlined in Table 2.

There is also no upper limit for the output capacitance value. Larger capacitors will cause lower output voltage ripple as well as lower output voltage drop during load transients.

When choosing input and output capacitors, it needs to be kept in mind, that the value of capacitance experiences significant losses from their rated value depending on the operating temperature and the operating DC voltage. It's not uncommon for a small surface mount ceramic capacitor to lose 50% and more of it's rated capacitance. For this reason, it is important to use a larger value of capacitance or a capacitor with higher voltage rating in order to ensure the required capacitance at the full operating voltage.

Bypass Capacitor
To make sure that the internal control circuits are supplied with a stable low noise supply voltage, a capacitor is connected between VAUX and GND. Using a ceramic capacitor with a value of 0.1µF is recommended. The capacitor needs to be placed close to the VAUX pin. The value of this capacitor should not be higher than 0.22µF.

Setting the Output Voltage
When the adjustable output voltage version TPS63060 is used, the output voltage is set by the external resistor divider. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500mV. The maximum recommended value for the output voltage is 8V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01µA, and the voltage across the resistor between FB and GND, R_o, is typically 500 mV. Based on these two values, the recommended value for R2 should be lower than 500kΩ, in order to set the divider current at 3µA or higher. It is recommended to keep the value for this resistor in the range of 200kΩ. From that, the value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V\text{OUT}) can be calculated using Equation 7:

$$R1 = R2 \times \left( \frac{V\text{OUT}}{V_{FB}} - 1 \right)$$

(7)

A small capacitor C4=10pF, in parallel with R2 needs to be placed when using the Power Save Mode and the adjustable version, to provide filtering and improve the efficiency at light load.
LAYOUT CONSIDERATIONS

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, short traces are recommended as well, separation from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.

THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

• Improving the power dissipation capability of the PCB design
• Improving the thermal coupling of the component to the PCB by soldering the PowerPAD™
• Introducing airflow in the system

For more details on how to use the thermal parameters in the dissipation ratings table please check the Thermal Characteristics Application Note (SZZA017) and the IC Package Thermal Metrics Application Note (SPRA953).
TYPICAL APPLICATION

Figure 21. 5V and 500mA from 1 or 2 cell Li-Ion

Figure 22. 5V and 1A from Input Voltage up to 12V

Figure 23. 8V and 1.3A from 2 cell Li-Ion
## PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>PIns</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead finish/Ball material</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS63060MDSCTEP</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>DSC</td>
<td>10</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>SLL</td>
<td>Samples</td>
</tr>
<tr>
<td>V62/14602-01XE</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>DSC</td>
<td>10</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-55 to 125</td>
<td>SLL</td>
<td>Samples</td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

- **ACTIVE**: Product device recommended for new designs.
- **LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
- **NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
- **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.
- **OBSOLETE**: TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substances do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

- **RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
- **Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer**: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS63060-EP :

- Catalog: TPS63060

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
TAPE AND REEL INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0  (mm)</th>
<th>B0  (mm)</th>
<th>K0  (mm)</th>
<th>P1  (mm)</th>
<th>W   (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS63060MDSCTEP</td>
<td>WSON</td>
<td>DSC</td>
<td>10</td>
<td>250</td>
<td>180.0</td>
<td>12.4</td>
<td>3.3</td>
<td>3.3</td>
<td>1.1</td>
<td>8.0</td>
<td>12.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>
## TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS63060MDSCTEP</td>
<td>WSON</td>
<td>DSC</td>
<td>10</td>
<td>250</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>

---
Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.
NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Small Outline No-Lead (SON) package configuration.

⚠️ The package thermal pad must be soldered to the board for thermal and mechanical performance.

⚠️ See the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com (http://www.ti.com).
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated