









**TPS63901** SLVSGC1B - DECEMBER 2021 - REVISED AUGUST 2024

# TPS63901 1.8-V to 5.5-V, 75-nA IQ Buck-Boost Converter with Input Current Limit and **DVS in a WCSP Package**

### 1 Features

- 1.8-V to 5.5-V input voltage range
- 1.8-V to 5-V output voltage range (100-mV steps)
  - Programmable with external resistors
  - SEL pin to toggle between two output voltage presets
- > 400-mA output current for  $V_1 \ge 2.0 \text{ V}$ ,  $V_0 = 3.3 \text{ V}$ 
  - Stackable: parallel multiple devices for higher output current
- > 90% efficiency at 10-µA load current
  - 75-nA quiescent current
  - 60-nA shutdown current
- Single-mode operation
  - Eliminates mode transitions between buck, buck-boost and boost operation
  - Low output ripple
  - Excellent transient performance
- Robust operation features
  - Integrated soft start
  - Programmable input current limit with eight settings (1 mA to 100 mA and unlimited)
  - Output short-circuit and overtemperature protection
- Tiny solution size
  - Small 2.2-μH inductor, single 22-μF output capacitor
  - 12-ball, 1.5-mm × 1.15-mm, 0.35-mm pitch WCSP package

## 2 Applications

- Smart watch
- Smart tracker
- Wearable electronics
- Medical sensor patches and patient monitors
- Smart meters and sensor nodes
- Electronic smart locks
- Industrial IoT (smart sensors) and NB-IoT

## 3 Description

The TPS63901 device high-efficiency is synchronous buck-boost converter with an extremely low quiescent current (75 nA typical). The device has 32 user-programmable output voltage settings from 1.8 V to 5 V.

A dynamic voltage-scaling feature lets applications switch between two output voltages during operation; for example, to save power by using a lower system supply voltage during standby operation.


With its wide supply voltage range and programmable input current limit (1 mA to 100 mA and unlimited), the device is ideal for use with a wide range of primary like 3S Alkaline, 1S Li-MnO2 or 1S Li-SOCl2, and secondary battery types.

high-output current capability commonly-used RF standards like sub-1-GHz, BLE, LoRa, wM-Bus, and NB-IoT.

#### **Device Information**

Part Number <sup>(1)</sup>	Package	Body Size (NOM)
TPS63901	WCSP (12)	1.50 mm × 1.15 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic




## **Table of Contents**

1 Features	1	7.1 Application Information	18
2 Applications	1	7.2 Typical Application	
3 Description		8 Power Supply Recommendations	26
4 Pin Configuration and Functions		9 Layout	
5 Specifications		9.1 Layout Guidelines	
5.1 Absolute Maximum Ratings		9.2 Layout Example	26
5.2 ESD Ratings		10 Device and Documentation Support	
5.3 Recommended Operating Conditions		10.1 Device Support	26
5.4 Thermal Information	4	10.2 Documentation Support	
5.5 Electrical Characteristics	5	10.3 Receiving Notification of Documentation Up	dates <mark>27</mark>
5.6 Typical Characteristics	7	10.4 Support Resources	27
6 Detailed Description		10.5 Trademarks	
6.1 Overview		10.6 Electrostatic Discharge Caution	<mark>27</mark>
6.2 Functional Block Diagram		10.7 Glossary	
6.3 Feature Description	8	11 Revision History	27
6.4 Device Functional Modes	.17	12 Mechanical, Packaging, and Orderable	
7 Application and Implementation	.18	Information	27



# 4 Pin Configuration and Functions






Figure 4-1. 12-Ball WCSP Package (Top View)

**Table 4-1. Pin Functions** 

Pin		Type	Description					
Name	No.	Type	Description					
LX1	A1	_	Switching node of the buck stage					
VIN	A2	_	Supply voltage					
EN	A3 I		Device enable. A high level applied to this pin enables the device and a low level disables it. It must not be left open.					
GND	B1,C1	_	Ground					
CFG1	B2	I	Configuration pin 1. Connect a resistor between this pin and ground to set $V_{O(2)}$ and input current limit. Must not be left open.					
SEL	В3	I	Output voltage select. Selects $V_{O(2)}$ when a high level is applied to this pin. Selects $V_{O(1)}$ when a low level is applied to this pin. It must not be left open.					
VOUT	C2,D2	_	Output voltage. The C2 and D2 pins must be connected together.					
CFG2	C3	I	Configuration pin 2. Connect a resistor between this pin and ground to set $V_{O(2)}$ and input current limit. Must not be left open.					
LX2	D1	_	Switching node of the boost stage					
CFG3	D3	I	Configuration pin 3. Connect a resistor between this pin and ground to set $V_{O(1)}$ . Must not be left open.					

Copyright © 2024 Texas Instruments Incorporated



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VI	Input voltage (VIN, LX1, LX2, VOUT, EN, CFG1, CFG2, CFG3, SEL) (2)	-0.3	5.9	V
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±750	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		-	MIN	NOM	MAX	UNIT
VI	Supply voltage		1.8		5.5	V
Vo	Output voltage	Output voltage				V
Cı	Input capacitance (V <sub>I</sub> = 2.5 V to 5 V	Input capacitance (V <sub>I</sub> = 2.5 V to 5 V, V <sub>O</sub> = 3.3 V, I <sub>O</sub> = 0.4 A) <sup>(1)</sup>				μF
Co	Output capacitance (V <sub>I</sub> = 2.5 V to 5	Output capacitance ( $V_1 = 2.5 \text{ V}$ to 5 V, $V_0 = 3.3 \text{ V}$ , $I_0 = 0.4 \text{ A}$ ) <sup>(1)</sup>				μF
C <sub>(CFG)</sub>	Capacitance (CFG1, CFG2, CFG3)				10	pF
L	Inductance			2.2		μH
	Industry acturation aurent rating	Unlimited current setting	2			^
I <sub>SAT</sub>	Inductor saturation current rating	1			Α	
T <sub>A</sub>	Operating ambient temperature		-40		85	°C
TJ	Operating junction temperature		-40		125	°C

<sup>(1)</sup> Effective capacitance after DC bias effects have been considered.

## 5.4 Thermal Information

	THERMAL METRIC(1)	YCJ (WCSP)	UNIT
	I DERIMAL METRIC	12 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	0.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	26.1	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	26.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> All voltage values are with respect to network ground terminal, unless otherwise noted.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **5.5 Electrical Characteristics**

 $T_J$  = -40°C to 125°C,  $V_I$  = 3.0 V,  $V_O$  = 2.5 V . Typical values are at  $T_J$  = 25°C (unless otherwise noted).

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
SUPPLY								
lα	Quiescent current into VIN		V(EN) = 3 V, no load "unlimited" current se 85°C			0.075	1	μA
I <sub>SD</sub>	Shutdown current into VIN		V(EN) = 0 V ; T <sub>J</sub> = -4	10°C to 85°C		60		nA
V <sub>IT+(UVLO)</sub>	Positive-going UVLO thres	shold voltage			1.73	1.75	1.77	V
V <sub>hys(UVLO)</sub>	UVLO threshold voltage h	ysteresis			90	100	110	mV
V <sub>IT+(POR)</sub>	Positive-going POR thresh	old voltage			1.37		1.74	V
I/O SIGNAL	s		·	·				
V <sub>IH</sub>	High-level input voltage (E	N, SEL)					1.2	V
V <sub>IL</sub>	Low-level input voltage (El	N, SEL)			0.4			V
	Input current (EN, SEL)		V <sub>(EN)</sub> , V <sub>(SEL)</sub> = 1.8 V	or 0 V		±1	±10	nA
POWER SV	VITCH							
		Q1	$V_1 = 3 \text{ V}, V_0 = 5 \text{ V}, t$	est current = 1 A		140		
r	On-state resistance	Q2	V <sub>I</sub> = 3 V, V <sub>O</sub> = 3 V, test current = 1 A			95		mΩ
r <sub>DS(on)</sub>		Q3	$V_{I} = 3 \text{ V}, V_{O} = 3 \text{ V}, \text{ te}$	st current = 1 A		95		11122
		Q4	V <sub>I</sub> = 5 V, V <sub>O</sub> = 3 V, test current = 1 A			140		
CURRENT	LIMIT							
	Peak current limit during s	tart-up (Q1)	V <sub>I</sub> = 3.6 V, unlimited current limi	t setting	0.35		0.83	Α
	Peak current limit (Q1)		V <sub>I</sub> = 1.8 V, V <sub>O</sub> = 3.6 V, unlimited current limit setting		1.33	1.45	1.6	А
	Peak current limit (Q1)		$V_I = 3.6 \text{ V}, V_O = 3.3 \text{ V}$ 100-mA current limit	/, setting	0.15	0.29	0.51	A
				1-mA setting		1		
				2.5-mA setting		2.5		
				5-mA setting		5		
	Average input current limit		$T_J = -40$ °C to 85°C	10-mA settting		10		mA
				25-mA setting		25		
				50-mA setting		50		
				100-mA setting		100		
OUTPUT								
	Output voltage DC accura	су	I <sub>O</sub> = 1 mA, C <sub>O(eff)</sub> = 1	0 μF, L <sub>(eff)</sub> = 2.2 μH			±1.5%	
CONTROL				,				
	Internal reference resistor					33		kΩ




## **5.5 Electrical Characteristics (continued)**

 $T_J$  = -40°C to 125°C,  $V_I$  = 3.0 V,  $V_O$  = 2.5 V . Typical values are at  $T_J$  = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	R2D setting #0			0	0.1	
	R2D setting #1		-3%	0.511	+3%	
	R2D setting #2		-3%	1.15	+3%	
	R2D setting #3		-3%	1.87	+3%	
	R2D setting #4		-3%	2.74	+3%	
	R2D setting #5		-3%	3.83	+3%	
	R2D setting #6		-3%	5.11	+3%	
D	R2D setting #7		-3%	6.49	+3%	1.0
R <sub>CFG</sub>	R2D setting #8		-3%	8.25	+3%	kΩ
	R2D setting #9		-3%	10.5	+3%	
	R2D setting #10		-3%	13.3	+3%	
	R2D setting #11		-3%	16.2	+3%	
	R2D setting #12		-3%	20.5	+3%	
	R2D setting #13		-3%	24.9	+3%	
	R2D setting #14		-3%	30.1	+3%	
	R2D setting #15		-3%	36.5	+3%	
PROTECTIO	N FEATURES					
	Thermal shutdown threshold temperature		140	150	160	°C
	Thermal shutdown hysteresis		15	20	25	°C
TIMING PAR	AMETERS					
t <sub>d(POR)</sub>	POR signal delay after reaching POR threshold			3.8		ms
t <sub>d(EN)</sub>	Delay between a rising edge on the EN pin and the start of the output voltage ramp	Supply voltage stable before EN pin goes high			1.5	ms
w(SS)	Soft-start step duration	V <sub>O</sub> > 1.8 V	100	125	150	μs
d(SEL)	Delay between a change in the state of the SEL pin and the first step change in the output voltage			30	40	μs
t <sub>w(DVS)</sub>	Dynamic voltage scaling step duration		100	125	150	μs
t <sub>d(RESTART)</sub>	Restart delay after protection			10	11	ms



## **5.6 Typical Characteristics**






## **6 Detailed Description**

### 6.1 Overview

The TPS63901 device is a four-switch synchronous buck-boost converter with a maximum output current of 400 mA. The device has a single-mode operation that allows the device to regulate the output voltage to a level above, below, or equal to the input voltage without displaying the mode-switching transients and unpredictable inductor current ripple from which many other buck-boost devices suffer.

The switching frequency of the TPS63901 device varies with the operating conditions: it is lowest when  $I_O$  is low and increases smoothly as  $I_O$  increases.

## 6.2 Functional Block Diagram



## **6.3 Feature Description**

## 6.3.1 Trapezoidal Current Control

Submit Document Feedback

Figure 6-1 shows a simplified block diagram of the power stage of the device. Inductor current is sensed in series with Q1 (the peak current) and Q4 (the valley current).




Figure 6-1. Power Stage Simplified Block Diagram

The device uses a trapezoidal inductor current to regulate its output under all operating conditions. Thus, the device only has one operating mode and does not display any of the mode-change transients or unpredictable switching displayed by many other buck-boost devices.

There are four phases of operation:

- Phase A Q1 and Q3 are on and Q2 and Q4 are off.
- Phase B Q1 and Q4 are on and Q2 and Q3 are off.
- Phase C Q2 and Q4 are on and Q1 and Q3 are off.
- Phase D Q2 and Q3 are on and Q1 and Q4 are off.

Figure 6-2 shows the inductor current waveform when  $V_I > V_O$ , Figure 6-3 shows the current waveform when  $V_I = V_O$ , and Figure 6-4 shows the current waveform when  $V_I < V_O$ .

Figure 6-2 through Figure 6-4 show the typical waveforms during continuous conduction mode (CCM) switching for three operating conditions. During discontinuous conduction mode (DCM), the typical inductor current waveforms look similar to CCM with Phase D at 0-A inductor current. In deep boost mode, where  $V_I << V_O$ , Phase C length gradually decreases to zero until the switching waveform becomes triangular.




Figure 6-2. Inductor Current Waveform when  $V_I > V_O$  (CCM)




Figure 6-3. Inductor Current Waveform when  $V_I = V_O$  (CCM)






Figure 6-4. Inductor Current Waveform when  $V_I < V_O$  (CCM)

The ideal relationship between V<sub>I</sub> and V<sub>O</sub> (that is, assuming no losses) is:

$$V_{O} = V_{I} \begin{pmatrix} t_{w(A)} + t_{w(B)} \\ t_{w(B)} + t_{w(C)} \end{pmatrix}$$
 (1)

#### where

- V<sub>I</sub> is the input voltage.
- V<sub>O</sub> is the output voltage.
- $t_{w(A)}$  is the duration of phase A.
- $t_{w(B)}$  is the duration of phase B.
- $t_{w(C)}$  is the duration of phase C.

By varying relative duration of each phase, the device can regulate  $V_{\text{O}}$  to be less than, equal to, or greater than  $V_{l}$ .

#### 6.3.2 Device Enable and Disable

The device turns on when *all* of the following conditions are true:

- The supply voltage is greater than the positive-going undervoltage lockout (UVLO) threshold.
- The EN pin is high.

The device turns off when at least one of the following conditions is true:

- The supply voltage is less than the negative-going UVLO threshold.
- The EN pin is low.

Figure 6-13 shows a complete state diagram.

After the device turns on, the internal reference system starts, then the trimming information and the CFG pins are read out. The device ignores any further changes to the CFG pins during device operation.

Figure 6-5 shows the internal start-up sequence.




Figure 6-5. Internal Start-Up Sequence



#### 6.3.3 Soft Start

The device has a soft-start feature that starts the device typically with 500-mA peak current limit until  $V_O = 1.8 \text{ V}$  and 500 µs elapsed when the input current limit is set to unlimited (see Section 6.3.4). Afterward, the output voltage ramps in a series of discrete steps (see Figure 6-6).

- When  $V_0 \le 1.8$  V, peak current is limited to 500 mA typical for 500  $\mu$ s.
- When  $V_0 > 1.8$  V, each step is 100 mV high and has a duration of 125  $\mu$ s.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



The total soft-start ramp-up time can be calculated with Equation 2.

$$t_{r(SS)} = V_O \times 1.25 \left[ \frac{ms}{V} \right] - 1.75 [ms]$$
 (2)

#### where

- t<sub>r(SS)</sub> is the rise time of the output voltage in milliseconds.
- V<sub>O</sub> is the output voltage in volts.

Figure 6-6 shows a typical start-up case.




Figure 6-6. Start-Up Behavior

Figure 6-7 illustrates the start-up step size behavior.




Figure 6-7. Typical Soft-Start Ramp Step Size

Table 6-1 shows the typical start-up time for a number of standard output voltages.

Table 6-1. Typical Start-Up Times

Output Voltage	Soft-Start Ramp-Up Time (t <sub>r(SS)</sub> )	Start-Up Time (t <sub>d(EN)</sub> + t <sub>r(SS)</sub> )							
1.8 V	0.5 ms	2 ms							
2.5 V	1.375 ms	2.875 ms							
3.3 V	2.375 ms	3.875 ms							
5 V	4.5 ms	6 ms							

If the output is prebiased – that is, the initial output voltage is not zero – the start-up behavior is as follows:

- If the prebias voltage is *lower* than the target voltage, the device does not start switching until the ramping output voltage is greater than the prebias voltage (see Figure 6-8).
- If the prebias voltage is *higher* than the target voltage, the device does not start to switch until the output voltage has decreased to the target voltage (see Figure 6-9). The device cannot actively discharge the output to the target voltage and relies on the load current to discharge the output capacitor and decrease the output voltage to the target value.




Figure 6-8. Start-Up Behavior into Prebiased (Low) Output




Figure 6-9. Start-Up Behavior into Prebiased (High) Output

### 6.3.4 Input Current Limit

The device can limit the current drawn from its supply, so that it can be used with batteries that do not support high peak currents. The input current limit is active during normal operation and at start-up to avoid high inrush current. The device has eight current limit settings:

- 1 mA
- 2.5 mA
- 5 mA
- 10 mA
- 25 mA
- 50 mA
- 100 mA
- Unlimited

CFG1 and CFG2 pins select which setting is active (see Section 6.3.6).

### 6.3.5 Dynamic Voltage Scaling


The device has a dynamic voltage scaling function to switch between the two output voltage settings. When the SEL pin changes state, the output voltage ramps to the new value in 100-mV steps. The duration of each step is 125 µs (see Figure 6-10).

The device does not actively discharge the output capacitor when the output voltage ramps to a lower level. This leads to a longer output voltage settling time when light load is applied (see Figure 6-11). The settling time can be calculated with Equation 3.

$$t_{\text{settle}} = C_{\text{O}} \times \frac{V_{\text{O(HIGH)}} - V_{\text{O(LOW)}}}{I_{\text{O}}}$$
(3)

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback






Figure 6-10. Dynamic Voltage Scaling with High Load

Figure 6-11. Dynamic Voltage Scaling with Light Load

### 6.3.6 Device Configuration (Resistor-to-Digital Interface)

The device has three configuration pins (CFG1, CFG2, and CFG3) that control its operation. When the device starts up, a resistor-to-digital (R2D) interface reads the values of the configuration resistors on the CFG pins and transfers the setting to an internal configuration register (see Figure 6-12).

- CFG1 and CFG2 set V<sub>O(2)</sub> level and the input current limit.
- CFG3 sets  $V_{O(1)}$  level.

To reduce power consumption, the device reads the value of the resistors connected to the configuration pins during start-up and then disables these pins. Once the device has started to operate, changes to the configuration pins have no effect.




Figure 6-12. Resistor-to-Digital Interface Block Diagram

Table 6-2 summarizes the resistor values needed to configure the device for different input current limit and output voltage (SEL = high) settings. For correct operation, use resistors with a tolerance of ±1% or better and a temperature coefficient of ±200 ppm or better.

#### Note

For correct operation, TI recommends that the total RMS error of the configuration resistors including initial tolerance, temperature drift, and aging – is less than ±3%.

Table 6-2. Input Current Limit and Output Voltage (SEL = High) Settings

Output Vol	tage – V <sub>O(2)</sub>	Input Current Limit									
(SEL =	(SEL = HIGH)		100 mA	50 mA	25 mA	10 mA	5 mA	2.5 mA	1 mA		
1.8 V	R <sub>CFG1</sub>		0 Ω								
1.0 V	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ		
1.9 V	R <sub>CFG1</sub>				51′	1 Ω					
1.5 V	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ		

Table 6-2. Input Current Limit and Output Voltage (SEL = High) Settings (continued)

Outrout Val		Input Curre	ent Limit a	na Output	<u>_</u>	rent Limit	Settings (	continueu)	
	tage – V <sub>O(2)</sub> : HIGH)	UNLIMITED	100 mA	50 mA	25 mA	10 mA	5 mA	2.5 mA	1 mA
	R <sub>CFG1</sub>					 5 kΩ			
2.0 V	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG1</sub>			11101111		/ kΩ			5115112
2.1 V	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG1</sub>			11101111		kΩ			3113112
2.2 V	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG1</sub>	V 22				 3 kΩ	0.00 1.22	J	01.10.1.22
2.3 V	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG1</sub>	V				l kΩ	0.00	011111111	01.10.1.22
2.4 V	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG1</sub>	0 12	011 12	1.10 1(22		2.7 + KΩ2 9 kΩ	0.00 1(22	0.11 1(22	0.40 1122
2.5 V		0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG2</sub>	0 12	311 12	1.13 K22	8.25		3.03 K22	J.11 K22	0.43 K22
2.6 V	R <sub>CFG1</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG2</sub>	0 12	31112	1.13 K22		 5 kΩ	3.03 K22	J.11 K22	0.49 K12
2.7 V	R <sub>CFG1</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5 11 kO	6.49 kΩ
	R <sub>CFG2</sub>	0 12	31112	1.13 K12		 3 kΩ	3.03 K12	5.11 kΩ	0.49 KΩ
2.8 V	R <sub>CFG1</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
	R <sub>CFG2</sub>	0 12	31112	1.13 K12			3.03 K12	3.11 K22	0.49 KΩ
2.9 V	R <sub>CFG1</sub>	0.0	E11 O	1.15 1/0	I	2 kΩ	2 02 10	E 11 LO	6.40.10
	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.0 V	R <sub>CFG1</sub>	0.0	F44.0	4.451.0		5 kΩ	0.001-0	F 44 1-0	0.401-0
	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.1 V	R <sub>CFG1</sub>	0.0	544.0	4.451.0	ı	9 kΩ	0.001-0	F 44 1-0	0.401-0
	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.2 V	R <sub>CFG1</sub>	0.0	544.0	4.4510	I	I kΩ	0.0010	F 44 1 0	0.401.0
	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.3 V	R <sub>CFG1</sub>					5 kΩ	0.001.0		0.40.40
	R <sub>CFG2</sub>	0 Ω	511 Ω	1.15 kΩ	1.87 kΩ	2.74 kΩ	3.83 kΩ	5.11 kΩ	6.49 kΩ
3.4 V	R <sub>CFG1</sub>	0.051.0	10 = 1 0	40040	I	Ω	04040	00.410	22 - 1 - 2
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.5 V	R <sub>CFG1</sub>					1 Ω			
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.6 V	R <sub>CFG1</sub>				I	5 kΩ			
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.7 V	R <sub>CFG1</sub>				I	7 kΩ	I	T	
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.8 V	R <sub>CFG1</sub>				I	4 kΩ			
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
3.9 V	R <sub>CFG1</sub>					3 kΩ	1		
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.0 V	R <sub>CFG1</sub>					l kΩ	T	1	
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ
4.1 V	R <sub>CFG1</sub>			1		9 kΩ	T	1	
	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ



Table 6-2. Input Current Limit and Output Voltage (SEL = High) Settings (continued)

Output Vol	tage – V <sub>O(2)</sub>			•		rent Limit		•						
(SEL =	HIGH)	UNLIMITED	100 mA	50 mA	25 mA	10 mA	5 mA	2.5 mA 1 mA						
4.2 V	R <sub>CFG1</sub>	8.25 kΩ												
4.2 V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					
4.3 V	R <sub>CFG1</sub>				10.5	kΩ								
4.3 V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					
4.4 V	R <sub>CFG1</sub>		13.3 kΩ											
4.4 V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					
4.5 V	R <sub>CFG1</sub>	16.2 kΩ												
4.5 V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					
4.6 V	R <sub>CFG1</sub>				20.5	kΩ	kΩ							
4.0 V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					
4.7 V	R <sub>CFG1</sub>		24.9 kΩ											
4.7 V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					
4.8 V	R <sub>CFG1</sub>				30.1	l kΩ								
4.0 V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					
5.0 V	R <sub>CFG1</sub>				36.5	kΩ								
J.U V	R <sub>CFG2</sub>	8.25 kΩ	10.5 kΩ	13.3 kΩ	16.2 kΩ	20.5 kΩ	24.9 kΩ	30.1 kΩ	36.5 kΩ					

Table 6-3 summarizes the resistor values needed to configure the device for different output voltage (SEL = low) settings. For correct operation, use resistors with a tolerance of  $\pm 1\%$  or better and a temperature coefficient of better than  $\pm 200$  ppm.

Table 6-3. Output Voltage (SEL Pin = Low) Settings

Output Voltage – V <sub>O(1)</sub> (SEL = LOW)	R <sub>CFG3</sub>
1.8 V	0 Ω
2.0 V	511 Ω
2.1 V	1.15 kΩ
2.2 V	1.87 kΩ
2.3 V	2.74 kΩ
2.4 V	3.83 kΩ
2.5 V	5.11 kΩ
2.6 V	6.49 kΩ
2.7 V	8.25 kΩ
2.8 V	10.5 kΩ
3.0 V	13.3 kΩ
3.3 V	16.2 kΩ
3.6 V	20.5 kΩ
4.0 V	24.9 kΩ
4.5 V	30.1 kΩ
5.0 V	36.5 kΩ

#### 6.3.7 SEL Pin

The SEL pin selects which configuration bits control the output voltage.

- When SEL = high, the output voltage  $V_{O(2)}$  is set.
- When SEL = low, the output voltage  $V_{O(1)}$  is set.

#### 6.3.8 Short-Circuit Protection

#### 6.3.8.1 Current Limit Setting = 'Unlimited'

The device has a built-in short circuit protection function to limit the current through Q1. The maximum current that flows is limited by the peak current limit. The output voltage decreases if the load is higher than the peak current limit. If the output voltage falls below 1.25 typically, the short circuit protection is activated. With short circuit protection activated, the input current is limited to 26 mA on average.

The device automatically restarts to normal operation after the short condition is removed.

#### 6.3.8.2 Current Limit Setting = 1 mA to 100 mA

The input current limiting function automatically limits current during a short-circuit condition. The device regulates the average input current for as long as the short-circuit condition exists. If the output voltage falls below 1.25 V typically, the short circuit protection is activated. For input current limit settings of 100 mA, 50 mA, and 25 mA, the short circuit protection limits the input current to 26 mA on average. For input current limit setting of 10 mA, 5 mA, 2.5 mA, and 1 mA, the short circuit protection limits the input current to slightly above the typical values for each setting. Table 6-4 shows the typical short circuit currents for each input current limit setting.

The device automatically restarts to previous operation after the short condition is removed.

Table 6-4. Typical Input Current During Short Circuit Condition ( $V_0 < 1.25 \text{ V Typically}$ ) for All Input Current Limit Settings

Input Current Limit Setting	Typical Short Circuit Input Current
1 mA	1.2 mA
2.5 mA	2.8 mA
5 mA	5.2 mA
10 mA	12 mA
25 mA	26 mA
50 mA	26 mA
100 mA	26 mA
Unlimited	26 mA

#### 6.3.9 Thermal Shutdown

The device has a thermal shutdown function that disables the device if it gets too hot for correct operation. When the device cools down, it automatically restarts operation after a typical delay of  $t_{d(RESTART)} = 10$  ms. The device starts with the soft-start feature (see Section 6.3.3) and keeps the previously read CFG pin setting.

#### 6.4 Device Functional Modes

The device has two functional modes: on and off. The device enters on mode when the voltage on the VIN pin is higher than the UVLO threshold and a high logic level is applied to the EN pin. The device enters off mode when the voltage on the VIN pin is lower than the UVLO threshold or a low logic level is applied to the EN pin.




Figure 6-13. Device Functional Modes

## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

The TPS63901 is a high-efficiency, non-inverting buck-boost converter with an extremely low quiescent current, suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage. The input current limit and output voltage are set through resistors connected to the three CFGx pins.

## 7.2 Typical Application




Figure 7-1. 3.3-V<sub>OUT</sub> Typical Application

#### 7.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the *Recommended Operating Conditions* .

Table 7-1. Matrix of Output Capacitor and Inductor Combinations

Nominal Inductor		Nominal Output Capacitor Value [μF] <sup>(2)</sup>									
Value [µH] <sup>(1)</sup>	10	22	47	100	≥ 300						
2.2	+(3)	+ (4)	+	+	+(5)						

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and DC bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) Output voltage ripple increases versus typical application.
- (4) Typical application. Other check marks indicate possible filter combinations.
- (5) Start-up time increased

## 7.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, the *Recommended Operating Conditions* outlines minimum and maximum values for inductance and capacitance. Tolerance and derating must be taken into account when selecting nominal inductance and capacitance.

#### 7.2.2.1 Inductor Selection

The inductor selection is affected by several parameters such as inductor ripple current, output voltage ripple, transition point into power save mode, and efficiency. See Table 7-2 for typical inductors.

For high efficiencies, the inductor must have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses, which needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the core and conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using Equation 5. Only the equation that defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost 
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (4)

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(5)

#### where

- D is duty cycle in boost mode.
- *f* is the converter switching frequency.
- · L is the inductor value.
- n is the estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption).

## Note

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. TI recommends choosing an inductor with a saturation current 20% higher than the value calculated using Equation 5. Possible inductors are listed in Table 7-2.

**Table 7-2. List of Recommended Inductors** 

Inductor Value [µH] <sup>(1)</sup>	Saturation Current [A]	DCR [mΩ]	Part Number	Manufacturer	Size (L × W × H mm)
2.2	3.5	21	XFL4020-222ME	Coilcraft	4 × 4 × 2
2.2	1.7	72	SRN3015TA-2R2M	Bourns	3 × 3 × 1.5
2.2	3.3	82	DFE252012F-2R2M	Murata	2.5 × 2 × 1.2
2.2	2.4	116	DFE201612E-2R2M	Murata	2.0 × 1.6 × 1.2
2.2	2.0	190	DFE201210U-2R2M	Murata	2.0 × 1.2 × 1.0

(1) See the *Third-party Products Disclaimer*.

#### 7.2.2.2 Output Capacitor Selection

For the output capacitor, use of small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC is recommended. The recommended nominal output capacitor value is a single 22  $\mu$ F. If, for any reason, the application requires the use of large capacitors, which cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor must be placed as close as possible to the VOUT and GND pins of the IC.

It is important that the effective capacitance is given according to the recommended value in the *Recommended Operating Conditions*. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a trade-off between size and transient behavior as higher capacitance reduces



transient response overshoot and undershoot and increases transient response time. Possible output capacitors are listed in Table 7-3.

There is no upper limit for the output capacitance value.

At light load currents, the output voltage ripple is dependent on the output capacitor value. Larger output capacitors reduce the output voltage ripple. The leakage current of the output capacitor adds to the overall quiescent current.

Table 7-3. List of Recommended Capacitors

Capacitor Value [µF] <sup>(1)</sup>	Voltage Rating [V]	Part Number	Manufacturer	Size (Metric)
22	6.3	GRM187R60J226ME15	Murata	0603 (1608)
22	6.3	GRM219R60J476ME44	Murata	0805 (3210)
47	6.3	GRM188R60J476ME15	Murata	0603 (1608)

<sup>(1)</sup> See the Third-party Products Disclaimer.

#### 7.2.2.3 Input Capacitor Selection

A 10-µF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63901 converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

When operating from a high impedance source, a larger input buffer capacitor is recommended to avoid voltage drops during start-up and load transients.

The input capacitor can be increased without any limit for better input voltage filtering. The leakage current of the input capacitor adds to the overall quiescent current.

**Table 7-4. List of Recommended Capacitors** 

Capacitor Value [µF] <sup>(1)</sup>	Voltage Rating [V]	Part Number	Manufacturer	Size (Metric)
10	6.3	GRM188R60J106ME47	Murata	0603 (1608)
10	10	GRM188R61A106ME69	Murata	0603 (1608)
22	6.3	GRM187R60J226ME15	Murata	0603 (1608)

<sup>(1)</sup> See the Third-party Products Disclaimer.

#### 7.2.2.4 Setting The Output Voltage

The output voltage is set with the CFGx pins (see Section 6.3.6).


## 7.2.3 Application Curves

Table 7-5. Components for Application Characteristic Curves for V<sub>OUT</sub> = 3.3 V


Reference <sup>(1)</sup>	Description <sup>(2)</sup>	Part Number	Manufacturer
U1	400-mA ultra low I <sub>Q</sub> buck-boost converter (1.5 mm × 1.15 mm)	TPS63901YCJ	Texas Instruments
L1	2.2 μH, 2.5 mm × 2 mm 3.3 A, 82 mΩ	DFE252012F-2R2M	Murata
C1	10 μF, 0603, ceramic capacitor, ±20%, 6.3 V	GRM188R60J106ME47	Murata
C2	22 μF, 0603, ceramic capacitor, ±20%, 6.3 V	GRM187R60J226ME15	Murata
CFG1	36.5 kΩ, 0603 resistor, 1%, 100 mW	Standard	Standard
CFG2	0 Ω, 0603 resistor, 1%, 100 mW	Standard	Standard
CFG3	0 Ω, 0603 resistor, 1%, 100 mW	Standard	Standard

<sup>(1)</sup> See the Third-Party Products Discalimer

For other output voltages, refer to Table 7-1 for resistor values.







Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




Figure 7-14. Switching Waveforms, Boost Operation




Figure 7-15. Switching Waveforms, Buck-Boost Operation




Figure 7-16. Switching Waveforms, Buck Operation




Figure 7-17. Line Transient, 200-mA Load




Figure 7-18. Line Transient, 400-mA Load






Figure 7-19. Load Transient, 300-mA Step





Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 8 Power Supply Recommendations

The TPS63901 device is designed to operate with input supplies from 1.8 V to 5.5 V. The input supply must be stable and free of noise to achieve the full performance of the device. If the input supply is located more than a few centimeters away from the device, additional bulk capacitance can be required. The input capacitance shown in the application schematics in this data sheet is sufficient for typical applications.

## 9 Layout

### 9.1 Layout Guidelines

PCB layout is an important part of any switching power supply design. A poor layout can cause unstable operation, load regulation problems, increased ripple and noise, and EMI issues.

The following PCB layout design guidelines are recommended:

- Place the input and output capacitors close to the device.
- Minimize the area of the input loop, and use short, wide traces on the top layer to connect the input capacitor to the VIN and GND pins.
- Minimize the area of the output loop, and use short, wide traces on the top layer to connect the output capacitor to the VOUT and GND pins.
- The location of the inductor on the PCB is less important than the location of the input and output capacitors. Place the inductor after the input and output capacitors have been placed close to the device. Route the traces to the inductor on an inner layer if necessary.

#### 9.2 Layout Example

Figure 9-1 shows an example of a PCB layout that follows the recommendations of the previous section.




Figure 9-1. PCB Layout Example

## 10 Device and Documentation Support

### 10.1 Device Support

## 10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES

OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## **10.2 Documentation Support**

#### 10.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPS63901 EVM User Guide

#### 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2022) to Revision B (August 2024)	Page
Added YCJ0012-C02 packaging information	27
Changes from Revision * (December 2021) to Revision A (June 2022)	Page

Changed document status from Advance Information to Production Data......1

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# YCJ0012-C02



## **PACKAGE OUTLINE**

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.




## **EXAMPLE BOARD LAYOUT**

## YCJ0012-C02

## DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






## **EXAMPLE STENCIL DESIGN**

# YCJ0012-C02

## DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 6-Aug-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS63901YCJR	ACTIVE	DSBGA	YCJ	12	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	3901	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63901YCJR	DSBGA	YCJ	12	3000	180.0	8.4	1.26	1.65	0.43	4.0	8.0	Q1

www.ti.com 25-Sep-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63901YCJR	DSBGA	YCJ	12	3000	182.0	182.0	20.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated