





**TPS7A16-Q1** SBVS188E - MARCH 2012 - REVISED MAY 2023

## TPS7A16-Q1 60-V, 5-µA IQ, 100-mA, Low-Dropout Voltage Regulator With Enable and Power-Good

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to +125°C, T<sub>△</sub>
  - Device HBM ESD classification level H2
  - Device CDM ESD classification level C3B
- Wide input voltage range: 3 V to 60 V
- Ultra-low quiescent current: 5 µA
- Quiescent current at shutdown: 1 µA
- Output current: 100 mA
- Low dropout voltage: 60 mV at 20 mA
- Accuracy: 2%
- Available in:
  - Fixed output voltage: 3.3 V, 5 V
  - Adjustable version from approximately 1.2 to
- Power-good with programmable delay
- Current-limit and thermal shutdown protections
- Stable with ceramic output capacitors: ≥ 2.2 µF
- **Functional Safety-Capable** 
  - Document available to aid functional safety system design
- Package: High-thermal-performance, 8-pin HVSSOP thermal pad package

## 2 Applications

- Emergency call (eCall)
- Battery management systems (BMS)
- Onboard (OBC) and wireless chargers
- DC/DC converters

## 3 Description

The TPS7A16-Q1 ultra-low-power, low-dropout (LDO) voltage regulator offers the benefits of ultralow quiescent current, high input voltage, and miniaturized, high-thermal-performance packaging.

The TPS7A16-Q1 is designed for continuous or sporadic (power backup) battery-powered applications where ultra-low quiescent current is critical to extending system battery life.


The TPS7A16-Q1 offers an enable pin (EN) compatible with standard CMOS logic and an integrated open-drain, active-high, power-good output (PG) with a user-programmable delay. These pins are intended for use in microcontroller-based, batterypowered applications where power-rail sequencing is required.

In addition, the TPS7A16-Q1 is designed for generating a low-voltage supply from multicell solutions ranging from high-cell-count, power-tool packs to automotive applications; not only can this device supply a well-regulated voltage rail, but the TPS7A16-Q1 can also withstand and maintain regulation during voltage transients. These features translate to simpler and more cost-effective, electrical surge-protection circuitry.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS7A16-Q1	DGN (HVSSOP, 8)	3.00 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Schematic** 



## **Table of Contents**

1 Features	1	7.3 Feature Description	10
2 Applications	1	7.4 Device Functional Modes	11
3 Description		8 Application and Implementation	12
4 Revision History		8.1 Application Information	12
5 Pin Configuration and Functions	3	8.2 Typical Applications	
6 Specifications	4	8.3 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		8.4 Layout	18
6.2 ESD Ratings		9 Device and Documentation Support	
6.3 Recommended Operating Conditions	<mark>5</mark>	9.1 Receiving Notification of Documentation Update	s <mark>2</mark> 1
6.4 Thermal Information	5	9.2 Support Resources	21
6.5 Electrical Characteristics	6	9.3 Trademarks	21
6.6 Typical Characteristics	<mark>7</mark>	9.4 Electrostatic Discharge Caution	21
7 Detailed Description	10	9.5 Glossary	21
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	10	Information	<mark>2</mark> 1


## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (August 2014) to Revision E (May 2023)	Page
•	Added Functional Safety and Package bullets to Features section	
•	Added links to Applications section	1
•	Changed pinout drawing to show pin 2 as FB/NC instead of FB/DNC and changed description	of pin 2 in <i>Pin</i>
	Functions table	3
С	hanges from Revision C (August 2014) to Revision D (May 2016)	Page
•	Changed data sheet title	1
•	Changed Handling Ratings table to ESD Ratings; moved storage temperature to Absolute Ma	ximum Ratings
		4
•	Changed maximum EN pin voltage and added a row for EN slew rate	5
•	Changed UNIT for accuracy on V <sub>OUT</sub>	
•	Changed Ground current to Quiescent current	6
•	Changed Figure 6-2	7
•	Changed caption of Figure 6-3	7
•	Changed and added text in <i>Enable (EN)</i> section	
•	Moved three paragraphs of text from Layout Examples to Layout Guidelines	



## **5 Pin Configuration and Functions**



NC - No internal connection

Figure 5-1. DGN Package, 8-Pin HVSSOP With Exposed Thermal Pad (Top View)

**Table 5-1. Pin Functions** 

Table 5-1. Fill Full cubis						
PIN	l	TYPE	DESCRIPTION			
NAME	NO.	1117	DESCRIPTION			
DELAY	7	0	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the reset function is not needed.			
EN	5	I	Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN\_HI}$ , the regulator is enabled. If $V_{EN} \le V_{EN\_LO}$ , the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.			
FB/NC	2	I	This pin is a feedback pin when using an external resistor divider or an NC pin when using the device with a fixed output voltage. When using the adjustable device, this pin must be connected through a resistor divider to the output for the device to function. If using a fixed output this pin can either be left floating or connected to GND.			
GND	4	_	Ground pin			
IN	8	I	Regulator input supply pin. A capacitor > 0.1 µF must be tied from this pin to ground to assure stability. Connect a 10-µF ceramic capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed-circuit-board (PCB) layout, especially when long input tracer or high source impedances are encountered.			
NC	6	_	This pin can be left open or tied to any voltage between GND and IN.			
ОИТ	1	0	Regulator output pin. A capacitor > 2.2 µF must be tied from this pin to ground to assure stability. Connect a 10-µF ceramic capacitor from OUT to GND (as close to the device as possible) to maximize ac performance.			
PG 3 O Power-good pin. Open-collector output; leave open or connect to GND if the power-good function is needed.		Power-good pin. Open-collector output; leave open or connect to GND if the power-good function is not needed.				
Thermal pa	ad	_	Solder to printed circuit board (PCB) to enhance thermal performance. Although the thermal pad can be left floating, connecting the thermal pad to the GND plane is highly recommended.			



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
	IN pin to GND pin	-0.3	62		
	OUT pin to GND pin	-0.3	20		
	OUT pin to IN pin	-62	0.3		
	FB pin to GND pin	-0.3	3		
Voltage	FB pin to IN pin	-62	0.3	V	
	EN pin to IN pin	-62	0.3		
	EN pin to GND pin	-0.3	62		
	PG pin to GND pin	-0.3	5.5		
	DELAY pin to GND pin	-0.3	5.5		
Current Peak output		Internall	y limited		
Townsersture	Operating virtual junction, T <sub>J</sub> , absolute maximum range <sup>(2)</sup>	-40	150	°C	
Temperature	Storage temperature range	-65	150		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				MIN	MAX	UNIT
	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		-2	2	kV
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC Q100-011	Corner pins (OUT, GND, IN, and EN)	<b>–</b> 750	750	V
			Other pins	-500	500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> Permanent damage does not occur to the part operating within this range, though electrical performance is not guaranteed outside the operating ambient temperature range.



## **6.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Unregulated input	3	60	V
V <sub>OUT</sub>	Regulated output	1.2	18	V
EN	Voltage	0	V <sub>IN</sub>	V
EIN	Slew rate, voltage ramp-up		1.5	V/µs
DELAY	Delay pin voltage	0	5	V
PG	Power-good pin voltage	0	5	V
T <sub>J</sub>	Operating junction temperature range	-40	150	°C

## **6.4 Thermal Information**

		TPS7A16-Q1	
	THERMAL METRIC <sup>(1)</sup>	DGN (HVSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	45.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	14.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



#### 6.5 Electrical Characteristics

at  $T_A$ = -40°C to +125°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or  $V_{IN}$  = 3 V (whichever is greater),  $V_{EN}$  =  $V_{IN}$ ,  $I_{OUT}$  = 10  $\mu$ A,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 2.2  $\mu$ F, and FB tied to OUT (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		3		60	V
V <sub>REF</sub>	Internal reference	$T_A = 25^{\circ}C$ , $V_{FB} = V_{REF}$ , $V_{IN} = 3$ V, $I_{OUT} = 10 \mu A$	1.169	1.193	1.217	V
V <sub>UVLO</sub>	Undervoltage lockout threshold			2.7		V
	Output voltage range	$V_{IN} \ge V_{OUT(NOM)} + 0.5 V$	$V_{REF}$		18.5	V
V <sub>OUT</sub>	Nominal accuracy	T <sub>A</sub> = 25°C, V <sub>IN</sub> = 3 V, I <sub>OUT</sub> = 10 μA	-2%		2%	
•001	Overall accuracy	$V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le 60 \text{ V}^{(1)}$ 10 $\mu$ A $\le$ I <sub>OUT</sub> $\le$ 100 mA	-2%		2%	
$\Delta V_{O(\Delta VI)}$	Line regulation	3 V ≤ V <sub>IN</sub> ≤ 60 V		±1		%V <sub>OUT</sub>
$\Delta V_{O(\Delta IO)}$	Load regulation	10 μA ≤ I <sub>OUT</sub> ≤ 100 mA		±1		%V <sub>OUT</sub>
	Duamantinalitana	V <sub>IN</sub> = 4.5 V, V <sub>OUT(NOM)</sub> = 5 V, I <sub>OUT</sub> = 20 mA		60		mV
$V_{DO}$	Dropout voltage	V <sub>IN</sub> = 4.5 V, V <sub>OUT(NOM)</sub> = 5 V, I <sub>OUT</sub> = 100 mA		265	500	mV
I <sub>LIM</sub>	Current limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub> , V <sub>IN</sub> = 3.0 V	101	225	400	mA
	Quiescent current	3 V ≤ V <sub>IN</sub> ≤ 60 V, I <sub>OUT</sub> = 10 μA		5	15	μA
IQ		I <sub>OUT</sub> = 100 mA		5		μA
I <sub>SHDN</sub>	Shutdown supply current	V <sub>EN</sub> = 0.4 V		0.59	5.0	μA
I <sub>FB</sub>	Feedback current <sup>(2)</sup>		-1	0.0	1	μA
I <sub>EN</sub>	Enable current	$3 \text{ V} \le \text{V}_{\text{IN}} \le 12 \text{ V}, \text{V}_{\text{IN}} = \text{V}_{\text{EN}}$	-1	0.01	1	μA
V <sub>EN_HI</sub>	Enable high-level voltage		1.2			V
V <sub>EN_LO</sub>	Enable low- level voltage				0.3	V
V	DC trip throughold	OUT pin floating, V <sub>FB</sub> increasing, V <sub>IN</sub> ≥ V <sub>IN_MIN</sub>	85		95	%V <sub>OUT</sub>
$V_{IT}$	PG trip threshold	OUT pin floating, V <sub>FB</sub> decreasing, V <sub>IN</sub> ≥ V <sub>IN_MIN</sub>	83		93	%V <sub>OUT</sub>
V <sub>HYS</sub>	PG trip hysteresis			2.3	4	%V <sub>OUT</sub>
V <sub>PG, LO</sub>	PG output low voltage	OUT pin floating, V <sub>FB</sub> = 80% V <sub>REF</sub> , I <sub>PG</sub> = 1mA			0.4	V
I <sub>PG, LKG</sub>	PG leakage current	V <sub>PG</sub> = V <sub>OUT(NOM)</sub>	-1		1	μA
I <sub>DELAY</sub>	DELAY pin current			1	2	μA
PSRR	Power-supply rejection ratio	$V_{IN}$ = 3 V, $V_{OUT(NOM)}$ = $V_{REF}$ , $C_{OUT}$ = 10 $\mu$ F, f = 100 Hz		50		dB
	Thormal abutdown temporatives	Shutdown, temperature increasing		170		°C
$T_{SD}$	Thermal shutdown temperature	Reset, temperature decreasing		150		°C
T <sub>A</sub>	Operating ambient temperature range		-40		125	°C

<sup>(1)</sup> Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load ( $P \approx (V_{IN} - V_{OUT}) \times I_{OUT} = (24 \text{ V} - V_{REF}) \times 50 \text{ mA} \approx 1.14 \text{ W}$ ). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heat sinking.

<sup>(2)</sup> I<sub>FB</sub> > 0 flows out of the device.

### **6.6 Typical Characteristics**


at  $T_A$  = -40°C to +125°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or  $V_{IN}$  = 3 V (whichever is greater),  $V_{EN}$  =  $V_{IN}$ ,  $I_{OUT}$  = 10  $\mu$ A,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 2.2  $\mu$ F, and FB tied to OUT (unless otherwise noted)






### 6.6 Typical Characteristics (continued)

at  $T_A = -40$ °C to +125°C,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or  $V_{IN} = 3$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 10$   $\mu$ A,  $C_{IN} = 1$   $\mu$ F,  $C_{OUT} = 2.2$   $\mu$ F, and FB tied to OUT (unless otherwise noted)



## **6.6 Typical Characteristics (continued)**

at  $T_A = -40$ °C to +125°C,  $V_{IN} = V_{OUT(NOM)} + 0.5$  V or  $V_{IN} = 3$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 10$   $\mu$ A,  $C_{IN} = 1$   $\mu$ F,  $C_{OUT} = 2.2$   $\mu$ F, and FB tied to OUT (unless otherwise noted)




## 7 Detailed Description

#### 7.1 Overview

The TPS7A16-Q1 is an ultra low power, low-dropout (LDO) voltage regulator that offers the benefits of ultra-low quiescent current, high input voltage, and miniaturized, high thermal-performance packaging. The TPS7A16-Q1 also offers an enable pin (EN) and integrated open-drain, active-high, power-good output (PG) with a user-programmable delay.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Enable (EN)

The enable pin is a high-voltage-tolerant pin. A high input on EN actives the device and turns on the regulator. For self-bias applications, connect this input to the  $V_{IN}$  pin. Make sure that  $V_{EN} \le V_{IN}$  at all times.

When the enable signal is PWM pulses, the slew rate of the rising and falling edges must be less than 1.5 V/ $\mu$ s. Adding a 0.1- $\mu$ F capacitor from the EN pin to GND is recommended.

#### 7.3.2 Regulated Output (V<sub>OUT</sub>)

The  $V_{OUT}$  pin is the regulated output based on the required voltage. The output has current limitation. During initial power-up, the regulator has a soft-start incorporated to control the initial current through the pass transistor. In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the undervoltage lockout (UVLO) threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

## 7.3.3 PG Delay Timer (DELAY)

The power-good delay time ( $t_{DELAY}$ ) is defined as the time period from when  $V_{OUT}$  exceeds the PG trip threshold voltage ( $V_{IT}$ ) to when the PG output is high. This power-good delay time is set by an external capacitor ( $C_{DELAY}$ ) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current ( $I_{DELAY}$ ) when  $V_{OUT}$  exceeds the PG trip threshold ( $V_{IT}$ ).



#### 7.4 Device Functional Modes

#### 7.4.1 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5-V or lower rail through an external pullup resistor. When no  $C_{DELAY}$  is used, the PG output is high-impedance when  $V_{OUT}$  is greater than the PG trip threshold ( $V_{IT}$ ). If  $V_{OUT}$  drops below  $V_{IT}$ , the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

To provide proper operation of the power-good feature, maintain  $V_{IN} \ge 3 \text{ V} (V_{IN MIN})$ .

#### 7.4.2 Power-Good Delay and Delay Capacitor

The power-good delay time ( $t_{DELAY}$ ) is defined as the time period from when  $V_{OUT}$  exceeds the PG trip threshold voltage ( $V_{IT}$ ) to when the PG output is high. This power-good delay time is set by an external capacitor ( $C_{DELAY}$ ) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current ( $I_{DELAY}$ ) when  $V_{OUT}$  exceeds the PG trip threshold ( $V_{IT}$ ).

When C<sub>DELAY</sub> is used, the PG output is high-impedance when V<sub>OUT</sub> exceeds V<sub>IT</sub>, and V<sub>DELAY</sub> exceeds V<sub>REF</sub>.

The power-good delay time can be calculated using:  $t_{DELAY} = (C_{DELAY} \times V_{REF}) / I_{DELAY}$ . For example, when  $C_{DELAY} = 10$  nF, the PG delay time is approximately 12 ms; that is, (10 nF × 1.193 V) / 1  $\mu$ A = 11.93 ms.

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS7A16-Q1 ultra-low-power voltage regulator offers the benefit of ultra-low quiescent current, high input voltage, and miniaturized, high-thermal-performance packaging.

The TPS7A16-Q1 is designed for continuous or sporadic (power backup) battery-operated applications where ultra-low quiescent current is critical to extending system battery life.

### 8.2 Typical Applications

#### 8.2.1 TPS7A1601-Q1 Circuit as an Adjustable Regulator




Figure 8-1. TPS7A1601-Q1 Circuit as an Adjustable Regulator Schematic

#### 8.2.1.1 Design Requirements

**Table 8-1. Design Parameters** 

•			
DESIGN PARAMETER	EXAMPLE VALUE		
Input voltage range	5.5 V to 40 V		
Output voltage	5 V		
Output current rating	100 mA		
Output capacitor range	2.2 μF to 100 μF		
Delay capacitor range	100 pF to 100 nF		

Submit Document Feedback

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Adjustable Voltage Operation

The TPS7A1601-Q1 has an output voltage range from 1.194 V to 20 V. The nominal output of the device is set by two external resistors, as shown in Figure 8-2:




Figure 8-2. Adjustable Operation

R<sub>1</sub> and R<sub>2</sub> can be calculated for any output voltage range using the formula shown in Equation 1:

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \tag{1}$$

#### 8.2.1.2.2 Resistor Selection

Use resistors in the order of megaohms (M $\Omega$ ) to keep the overall quiescent current of the system as low as possible (by making the current used by the resistor divider negligible compared to the quiescent current of the device).

If greater voltage accuracy is required, take into account the voltage offset contributions as a result of feedback current and use 0.1% tolerance resistors.

Table 8-2 shows the resistor combination to achieve an output for a few of the most common rails using commercially available 0.1% tolerance resistors to maximize nominal voltage accuracy, while adhering to the formula shown in Equation 1.

V <sub>OUT</sub>	R <sub>1</sub>	R <sub>2</sub>	$V_{OUT}/(R_1 + R_2) \ll I_Q$	NOMINAL ACCURACY
1.194 V	0 Ω	∞	0 μΑ	±2%
1.8 V	1.18 ΜΩ	2.32 ΜΩ	514 nA	±(2% + 0.14%)
25 V	1.5 ΜΩ	1.37 ΜΩ	871 nA	±(2% + 0.16%)
3.3 V	2 ΜΩ	1.13 ΜΩ	1056 nA	±(2% + 0.35%)
5 V	3.4 ΜΩ	1.07 ΜΩ	1115 nA	±(2% + 0.39%)
10 V	7.87 ΜΩ	1.07 ΜΩ	1115 nA	±(2% + 0.42%)
12 V	14.3 ΜΩ	1.58 ΜΩ	755 nA	±(2% + 0.18%)
15 V	42.2 MΩ	3.65 ΜΩ	327 nA	±(2% + 0.19%)
18 V	16.2 ΜΩ	1.15 ΜΩ	1038 nA	±(2% + 0.26%)

**Table 8-2. Selected Resistor Combinations** 

Close attention must be paid to board contamination when using high-value resistors; board contaminants can significantly impact voltage accuracy. If board cleaning measures cannot be ensured, consider using a fixed-voltage version of the TPS7A16 or using resistors in the order of hundreds or tens of kiloohms ( $k\Omega$ ).

#### 8.2.1.2.3 Capacitor Recommendations

Use low equivalent-series-resistance (ESR) capacitors for the input, output, and feed-forward capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable



characteristics. Ceramic X7R capacitors offer improved overtemperature performance, whereas ceramic X5R capacitors are the most cost-effective and are available in higher values.

However, high-ESR capacitors can degrade PSRR.

#### 8.2.1.2.4 Input and Output Capacitor Requirements

The TPS7A16-Q1 ultra-low-power, high-voltage linear regulators achieve stability with a minimum input capacitance of 0.1  $\mu$ F and output capacitance of 2.2  $\mu$ F; however, use a 10- $\mu$ F ceramic capacitor to maximize ac performance.


#### 8.2.1.2.5 Feed-Forward Capacitor (Only for Adjustable Version)

Although a feed-forward capacitor ( $C_{FF}$ ) from OUT to FB is not needed to achieve stability, using a 0.01- $\mu$ F feed-forward capacitor to maximizes ac performance.

#### 8.2.1.2.6 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

#### 8.2.1.3 Application Curves



#### 8.2.2 Automotive Applications

The TPS7A16-Q1 maximum input voltage of 60 V makes the device designed for use in automotive applications where high-voltage transients are present.

Events such as load-dump overvoltage (where the battery is disconnected while the alternator is providing current to a load) can cause voltage spikes from 25 V to 60 V. To prevent any damage to sensitive circuitry, local transient voltage suppressors can be used to cap voltage spikes to lower, more manageable voltages.

The TPS7A16-Q1 can be used to simplify and lower costs in such cases. The very high voltage range allows this regulator not only to withstand the voltages coming out of these local transient voltage suppressors, but even replace them, thus lowering system cost and complexity.




Figure 8-5. Low-Power Microcontroller Rail Sequencing in Automotive Applications Subjected to Load-Dump Transients

## 8.2.2.1 Design Requirements

Table 8-3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage range	5.5 V to 60 V			
Output voltage	5 V			
Output current rating	100 mA			
Output capacitor range	2.2 μF to 100 μF			
Delay capacitor range	100 pF to 100 nF			

#### 8.2.2.2 Detailed Design Procedure

See the Capacitor Recommendations and Input and Output Capacitor Requirements sections.

#### 8.2.2.2.1 Device Recommendations

The output is fixed, so choose the TPS7A1650-Q1.

#### 8.2.2.3 Application Curves

See Figure 8-3 and Figure 8-4.

#### 8.2.3 Multicell Battery Packs

Currently, battery packs can employ up to a dozen cells in series that, when fully charged, can have voltages of up to 55 V. Internal circuitry in these battery packs is used to prevent overcurrent and overvoltage conditions that can degrade battery life or even pose a safety risk; this internal circuitry is often managed by a low-power microcontroller, such as Tl's MSP430™. See the overview for microcontrollers (MCU) for more information.

The microcontroller continuously monitors the battery, whether the battery is in use or not. Although this microcontroller can be powered by an intermediate voltage taken from the multicell array, this approach unbalances the battery pack, degrading the battery life or adding cost to implement more complex cell-balancing topologies.

The best approach to power this microcontroller is to regulate down the voltage from the entire array to discharge every cell equally and prevent any balancing issues. This approach reduces system complexity and cost.

The TPS7A16-Q1 can be used for this application because this device can handle very high voltages (from the entire multicell array) and has very low quiescent current (to maximize battery life).




Figure 8-6. Protection Based on Low-Power Microcontroller Power From Multicell Battery Packs

#### 8.2.3.1 Design Requirements

**Table 8-4. Device Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE						
Input voltage range	5.5 V to 55 V						
Output voltage	5 V						
Output current rating	100 mA						
Output capacitor range	2.2 μF to 100 μF						
Delay capacitor range	100 pF to 100 nF						

#### 8.2.3.2 Detailed Design Procedure

See the *Device Recommendations*, *Capacitor Recommendations*, and *Input and Output Capacitor Requirements* sections.

#### 8.2.3.3 Application Curves

See Figure 8-3 and Figure 8-4.

#### 8.2.4 Battery-Operated Power Tools

High-voltage multicell battery packs support high-power applications (such as power tools) with high current drain when in use, highly intermittent use cycles, and physical separation between battery and motor.

In these applications, a microcontroller or microprocessor controls the motor. This microcontroller must be powered with a low-voltage rail coming from the high-voltage, multicell battery pack; as mentioned previously, powering this microcontroller or microprocessor from an intermediate voltage from the multicell array causes battery-pack life degradation or added system complexity because of cell balancing issues. In addition, this microcontroller or microprocessor must be protected from the high-voltage transients because of the motor inductance.

The TPS7A16-Q1 can be used to power the motor-controlled microcontroller or microprocessor; the device low quiescent current maximizes battery shelf life, and very high-voltage capabilities simplify system complexity by replacing voltage suppression filters, thus lowering system cost.




Figure 8-7. Low Power Microcontroller Power From Multicell Battery Packs in Power Tools

#### 8.2.4.1 Design Requirements

**Table 8-5. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	5.5 V to 60 V
Output voltage	5 V
Output current rating	100 mA
Output capacitor range	2.2 μF to 100 μF
Delay capacitor range	100 pF to 100 nF

#### 8.2.4.2 Detailed Design Procedure

See the *Device Recommendations*, *Capacitor Recommendations*, and *Input and Output Capacitor Requirements* sections.

#### 8.2.4.3 Application Curves

See Figure 8-3 and Figure 8-4.

#### 8.3 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range between 3 V and 60 V. This input supply must be well regulated. The TPS7A16-Q1 ultra-low-power, high-voltage linear regulator achieves stability with a minimum input capacitance of 0.1  $\mu$ F and output capacitance of 2.2  $\mu$ F; however, the use of a 10- $\mu$ F ceramic capacitor to maximize ac performance is highly recommended.

## 8.4 Layout

#### 8.4.1 Layout Guidelines

To improve ac performance such as PSRR, output noise, and transient response, design the board with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and provide stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. Using vias and long traces is strongly discouraged because these components can impact system performance negatively and even cause instability.

If possible, and to provide the maximum performance denoted in this product data sheet, use the same layout pattern used for the TPS7A16-Q1 evaluation board, available at www.ti.com.

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, bypass the IN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric.

Acceptable performance can possibly be obtained with alternative PCB layouts; however, the layout and schematic herein have been shown to produce good results and are meant as a guideline.

Figure 8-8 shows the schematic for the suggested layout. Figure 8-9 and Figure 8-10 show the top and bottom printed circuit board (PCB) layers for the suggested layout.

### 8.4.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that can couple undesirable signals from nearby components (especially from logic and digital devices, such as microcontrollers and microprocessors); these capacitively-coupled signals can produce undesirable output voltage transients. In these cases, use a fixed-voltage version of the TPS7A16-Q1, or isolate the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

## 8.4.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness of removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P<sub>D</sub>) is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$
 (2)

#### 8.4.1.3 Thermal Considerations


Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat-spreading area. For reliable operation, limit junction temperature to a maximum of 125°C at the worst-case ambient temperature for a given application. To estimate the margin of safety in a complete design (including the copper heat-spreading area), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 45°C above

the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A16-Q1 is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A16-Q1 into thermal shutdown degrades device reliability.

## 8.4.2 Layout Examples



Copyright © 2017, Texas Instruments Incorporated

Figure 8-8. Schematic for Suggested Layout




Figure 8-9. Suggested Layout: Top Layer






Figure 8-10. Suggested Layout: Bottom Layer

## 9 Device and Documentation Support

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

MSP430<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

## 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 14-Mar-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS7A1601QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PXZQ	Samples
TPS7A1633QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXYQ	Samples
TPS7A1650QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PYAQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Mar-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS7A16-Q1:

Catalog: TPS7A16

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Mar-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1601QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

www.ti.com 14-Mar-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A1601QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1633QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1650QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0


3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.






NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated