







TPSM828301, TPSM828302, TPSM828303 SLVSGM1A - JULY 2023 - REVISED DECEMBER 2023

TPSM82830x, 2.25-V to 5.5-V input, 1-, 2-, 3-A Step-Down Power Module With **Integrated Inductor**

1 Features

- 2.25-V to 5.5-V input voltage range
- 0.5-V to 4.5-V adjustable output voltage
- 1% FB voltage accuracy (–40°C to 125°C T_J)
- Optimized EMI performance
- Facilitates CISPR 11/32 compliance
 - Integrated on-chip noise-filtering capacitors
 - Measurements according to CISPR available
- Excellent transient response
- 7-µA operating quiescent current
- 2.0-MHz switching frequency
- 35-mΩ and 18-mΩ internal power MOSFETs
- DCS-Control topology
- MODE pin for conduction mode selection
- Supports 1.2-V GPIO
- 100% duty cycle for lowest dropout
- Active output discharge
- Power-good output
- Thermal shutdown protection
- Hiccup or latch-off OCP/OVP
- SIMPLIS model available

2 Applications

- Industrial PC
- Factory automation and control
- Medical patient monitor
- ASIC, SoC, and MCU supply
- Generic point of load

TPSM82830x V_{OUT} 1.8 V VOUT 2×10 uF 523 kΩ R2

Typical Application Schematic

3 Description


The TPSM82830x is an easy-to-use, synchronous, step-down, DC/DC module family with integrated inductor and integrated on-chip noise-filtering capacitors. Based on the DCS-Control topology, the devices provide a fast transient response with small output capacitance. The internal reference allows to regulate the output voltage down to 0.5 V with a high feedback voltage accuracy of 1% over the junction temperature range of -40°C to 125°C.

The TPSM82830x has a MODE pin to control the device mode of operation. Power save mode maintains high efficiency down to very light loads for extending the system battery run-time. Forced-PWM mode maintains a continuous conduction mode to make sure the least ripple in the output voltage and a quasi-fixed switching frequency. The devices feature a Power-Good signal and a well-controlled internal softstart circuit. The devices are able to operate in 100% mode. For fault protection, the devices incorporate a HICCUP short-circuit protection as well as a thermal shutdown. The family is available in a 3.0-mm × 3.0mm × 2.0-mm QFN package.

Device Information

PART NUMBER ⁽³⁾	OUTPUT CURRENT	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPSM828301	1 A		
TPSM828302	2 A	RDS (QFN, 9)	3.0 mm × 3.0 mm
TPSM828303	3 A		

- For more information, see Section 11. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.
- (3)See the Device Options table.



Efficiency at V_{IN} = 5 V



Table of Contents

1 Features	7.4 Device Functional Modes	12
2 Applications1	8 Application and Implementation	14
3 Description	8.1 Application Information	14
4 Device Options	8.2 Typical Application	
5 Pin Configuration and Functions3	8.3 Power Supply Recommendations	
6 Specifications4	8.4 Layout	
6.1 Absolute Maximum Ratings4	9 Device and Documentation Support	<mark>27</mark>
6.2 ESD Ratings4	9.1 Device Support	27
6.3 Recommended Operating Conditions4	9.2 Documentation Support	
6.4 Thermal Information Module4	9.3 Support Resources	
6.5 Electrical Characteristics5	9.4 Trademarks	<mark>27</mark>
6.6 Typical Characteristics6	9.5 Electrostatic Discharge Caution	<mark>27</mark>
7 Detailed Description7	9.6 Glossary	
7.1 Overview7	10 Revision History	
7.2 Functional Block Diagram8	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description8	Information	27



4 Device Options

PART NUMBER	OUTPUT CURRENT	OCP MODE	PACKAGE	OUTPUT VOLTAGE
TPSM828301ARDSR	1 A	Hiccup ⁽²⁾	QFN RDS	
TPSM828302ARDSR	2 A	Hiccup ⁽²⁾	QFN RDS	Adjustable ⁽¹⁾
TPSM828303ARDSR	3 A	Hiccup ⁽²⁾	QFN RDS	

- For fixed output voltage versions, please contact Marketing for availability. For versions with OCP/OVP Latch-off, please contact Marketing for availability.

5 Pin Configuration and Functions




Figure 5-1. RDS Package, 9-Pin QFN Top View

Table 5-1. Pin Functions RDS Package

P	PIN		DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
VIN	1	PWR	Input voltage pin. Connect the input capacitor as close as possible between V _{IN} and GND.	
GND	2	PWR	Ground pin	
MODE	3	1	le device runs in PSM/PWM mode when this pin pulls low and in forced-PWM mode when lled high. This action can also be done when the device is in-operation. Do not leave this in floating.	
FB	4	I	eedback pin. Connect the resistive output voltage divider to this pin.	
vos	5	I	Output voltage sense pin. Connect this pin directly after the inductor.	
VOUT	6	PWR	Output voltage pin	
PG	7	0	Power good open-drain output pin. The pullup resistor can be connected to voltages up to 5.5 V. If unused, leave this pin floating.	
sw	8	PWR	Switch pin of the converter, which is connected to the internal power MOSFET and the inductor. Avoid connecting this pin to larger traces as this can increase EMI. this pin can stay unconnected or be soldered to a small pad for thermal improvement.	
EN	9	ı	Device enable pin. To enable the device, pull this pin high. Pulling this pin low disables the device. Do not leave this pin unconnected.	



6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Voltage (2)	V _{IN} , EN, MODE, FB, PG, V _{OUT}	-0.3	6	V
T _J	Operating junction temperature	-40	125	°C
T _{stg}	Storage temperature	-55	125	°C

- 1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	± 2000	V
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	± 500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	2.25		5.5	V
V _{OUT}	Output voltage range	0.5		4.5	V
C _{IN}	Effective input capacitance (1)	3			μF
C _{OUT}	Effective output capacitance (1)	12		200	μF
I _{OUT}	Output current range; TPSM828301			1	А
I _{OUT}	Output current range; TPSM828302			2	А
I _{OUT}	Output current range; TPSM828303 (2)			3	А
I _{PG}	Power-good input current capability			1	mA
T _J	Operating junction temperature ⁽²⁾	-40		125	°C

- (1) The values given for all the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer's DC bias curves for the effective capacitance vs DC voltage applied.
- (2) In applications where high power dissipation and high ambient temperatures are present, the maximum output current must be derated to operate the module within its operating temperature range.

6.4 Thermal Information Module

THERMAL METRIC (1)		TPSM		
		R	UNIT	
		9 pins (JEDEC board)	9 pins (EVM board)	
R _{θJA}	Junction-to-ambient thermal resistance	59.4	49.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	66.5	n/a ⁽²⁾	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.8	n/a ⁽²⁾	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.7	23.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics report.
- (2) Not applicable to an EVM.



6.5 Electrical Characteristics

 T_J = -40°C to +125°C, V_{IN} = 2.25 V to 5.5 V. Typical values are at T_J = 25°C and V_{IN} = 5 V (unless otherwise noted)

1) - 40 0 10	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	FARAINETER	TEST CONDITIONS	IVIIIV	111	IVIAA	ONII
SUPPLY		EN V 1 0 A V 10				
IQ	Operating quiescent current	EN = V _{IN} , I _{OUT} = 0 mA, V _{OUT} = 1.8 V, MODE = GND, device not switching		7	17	μΑ
I _{SD}	V _{IN} shutdown supply current	EN = low, $T_J = -40^{\circ}$ C to 85° C		100	700	nA
V _{UVLO(+)}	Rising UVLO threshold voltage (V _{IN})		2.05	2.15	2.25	V
V _{UVLO(hys)}	UVLO hysteresis (V _{IN})		90	120		mV
THERMAL SHUT	DOWN					
$T_{J(SD)}$	Thermal shutdown threshold	T _J rising		150		°C
$T_{J(HYS)}$	Thermal shutdown hysteresis			20		°C
LOGIC PINs						
V _{EN(+)}	High-level input voltage (EN)		0.8			V
V _{EN(-)}	Low-level input voltage (EN)				0.35	V
V _{MODE(+)}	High-level input voltage (MODE)		0.8			V
V _{MODE(-)}	Low-level input voltage (MODE)				0.35	V
I _{EN(LKG)}	EN Input leakage current	V _{EN} = HIGH		10	100	nA
I _{MODE(LKG)}	MODE Input leakage current	V _{MODE} = HIGH		10	100	nA
STARTUP						
t _{SS}	Internal fixed soft-start time	From V _{OUT} = 0 to V _{OUT} = 95%	180	300	440	μs
t _{d(EN)}	Enable delay time	From EN HIGH to device starts switching		120	220	μs
REFERENCE VO	•	5				•
V _{FB}	Feedback voltage accuracy	PWM mode	495	500	505	mV
V _{FB}	Feedback voltage accuracy	PWM mode	-1		+1	%
V _{FB}	Feedback voltage accuracy	PFM mode, C _{OUT,eff} ≥ 15 μF, L = 0.47 μH	-1		+2	%
I _{FB(LKG)}	FB input leakage current, adjustable version	V _{FB} = 0.5 V		10	70	nA
I _{VOS(LKG)}	VOS input leakage current	V _{EN} = low		100	500	nA
POWER GOOD	100 mparioanago canoni	TEN ISI			333	
V _{PG,UV(+)}	Rising power-good threshold voltage (output undervoltage)	Power Good low, V _{FB} rising	94	96	98	%
V _{PG,UV(-)}	Falling power-good threshold voltage (output undervoltage)	Power Good high, V _{FB} falling	90	92	94	%
V _{PG,OV(+)}	Rising power-good threshold voltage (output overvoltage)	Power Good high, V _{FB} rising	108	110	112	%
V _{PG,OV(-)}	Falling power-good threshold voltage (output overvoltage)	Power Good low, V _{FB} falling	102.5	105	107	%
t _{d(PG)}	Power good delay at start-up	Low-to-high transition on the PG pin at start up		128		μs
$t_{d(PG)}$	Power good deglitch delay during operation	High-to-low or low-to-high transition on the PG pin	30	45	60	μs
I _{PG(LKG)}	PG pin Leakage current when open drain output is high	V _{PG} = 5.0 V		10	100	nA
$V_{PG,OL}$	PG pin low-level output voltage	I _{PG} = 1 mA			0.4	V
POWER STAGE						
R _{DP}	Dropout resistance	TPSM82830x, V _{IN} ≥ 5 V, 100% mode, T _J = 25°C		61		mΩ
R _{DP}	Dropout resistance	TPSM82830x, V _{IN} = 2.7 V, 100% mode, T _J = 25°C		78	105	mΩ
f _{SW}	Switching frequency, PWM mode	I _{OUT} = 1 A, V _{OUT} = 1.8 V		2.0		MHz
OVERCURRENT	PROTECTION					
I _{HS(OC)}	High-side peak current limit	TPSM828301	1.8	2.1	2.6	Α
I _{HS(OC)}	High-side peak current limit	TPSM828302	2.7	3.3	3.9	Α
I _{HS(OC)}	High-side peak current limit	TPSM828303	4.0	4.6	5.4	Α




6.5 Electrical Characteristics (continued)

 $T_J = -40$ °C to +125°C, $V_{IN} = 2.25$ V to 5.5 V. Typical values are at $T_J = 25$ °C and $V_{IN} = 5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LS(NOC)}	Low-side negative current limit	Sinking current limit on LS FET		-1.8		Α
OUTPUT DISCHARGE						
I _{DIS}	Output discharge current on SW pin	V _{IN} > 2 V, V _{SW} = 0.4 V, EN = LOW	75	400		mA

6.6 Typical Characteristics





7 Detailed Description

7.1 Overview


The TPSM82830x is a family of low-voltage step-down modules available in 1-, 2- and 3-A versions. These devices use a DCS-Control scheme which transitions seamlessly from pulse-width modulation (PWM) at medium and high output currents to pulsed-frequency modulation (PFM) at low output currents. During PWM operation, the devices switch at 2 MHz; during PFM operation, the switching frequency varies with the load current and reduces as the load current decreases. For applications that require the lowest possible output voltage ripple or a constant switching frequency, a high logic level on the MODE pin forces the devices to use PWM under all load conditions (at the expense of lower efficiency at low output currents). An external resistor-divider sets the output voltage anywhere from 0.5 V to 4.5 V and the nominal switching frequency is 2 MHz with a controlled variation over the input voltage range.

Device variants are available that support both hiccup and latch-off protection behavior.

The TPSM82830x devices offer two significant advantages compared to previous devices in this series: Transient performance has improved significantly by usage of a fast comparator in both PFM and PWM modes, and EMI is reduced by an on-chip decoupling capacitor and an optimized gate driver.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Pulse Width Modulation (PWM) Operation

If the MODE pin is LOW and at load currents larger than half the inductor ripple current, the device operates in pulse width modulation in continuous conduction mode (CCM) as shown in Figure 7-1. The PWM operation is based on an adaptive constant on-time control with stabilized switching frequency. To achieve a stable switching frequency in a steady state condition, the on-time is calculated as:

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \times 500ns \tag{1}$$

If the MODE pin is HIGH, the converter maintains a forced-PWM operation for all load currents.






Figure 7-1. Continuous Conduction Mode (PWM-CCM) Current Waveform

7.3.2 Power Save Mode (PSM) Operation

To maintain high efficiency at light loads, the device enters power save mode (PSM) at the boundary to discontinuous conduction mode (DCM). This event happens when the output current becomes smaller than half of the ripple current of the inductor. The device operates with a fixed on-time, and the switching frequency decreases proportional to the load current as shown in Figure 7-2. Calculate as:




Figure 7-2. Discontinuous Conduction Mode (PSM-DCM) Current Waveform

In PSM, the output voltage rises slightly above the nominal target, which can be minimized using larger output capacitance. At duty cycles larger than 90%, the device does not enter PSM and maintains output regulation in PWM mode.

7.3.3 Start-Up and Soft Start

When the EN voltage goes High, the device starts loading the default values into the device registers. This action typically is done within 120 μ s. After that, the internal soft-start circuitry controls the output voltage during start-up. This control avoids excessive inrush current and makes sure of a controlled output voltage ramp. This control also prevents unwanted voltage drops from high-impedance power sources or batteries. Finally, the PG signal has a delay up to 180 μ s at start-up. Figure 7-3 shows a start-up sequence, where the EN pin is pulled up to VIN.






Figure 7-3. Start-Up Timing When EN is Pulled Up to VIN

Figure 7-4 shows a start-up sequence, where an external signal is connected to the EN pin.




Figure 7-4. Start-Up Timing When an External Signal is Connected to the EN Pin

The TPSM82830x can start into a prebiased output if enabled for the first time. For a new prebiased operation, a power cycle is needed to disable the active output discharge. Figure 7-5 shows a start-up into a prebiased output voltage.




Figure 7-5. Start-Up into a Prebiased Output

7.3.4 Switch Cycle-by-Cycle Current Limit

All the devices in the family have a cycle-by-cycle current limit function. When the device detects that the current in the high-side FET exceeds the high-side current limit, either due to a heavy load or a short-circuit condition,



the device immediately turns off the high-side FET and turns on the low-side FET. The high-side FET turns on again at the start of the next switching cycle. Note that because of the propagation delay in the current limit comparator (typically 60 ns), the current flowing in the high-side FET when the device detects a current limit condition can be slightly higher than the current limit specified in the device Electrical Characteristics.

7.3.5 Undervoltage Lockout

The undervoltage lockout (UVLO) function prevents misoperation of the device if the input voltage drops below the UVLO threshold.


7.3.6 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 150°C (typical), the device goes in thermal shutdown with a hysteresis of typically 20°C. After T_J has decreased enough, the device resumes normal operation.

7.3.7 Optimized EMI Performance

TPSM82830x devices incorporate advanced techniques to minimize Electromagnetic Interference (EMI) and makes complying with stringent EMI standards simple. By integrating capacitors directly onto the silicon, parasitic elements are reduced and loop area is minimized, effectively reducing high-frequency noise emissions primarily above 450 MHz. The on-chip capacitors make sure low-inductance paths for high-frequency AC switching current and damping voltage ringing.

Additionally to the on-chip capacitors, the gate driver has been improved with advanced slew rate control mechanisms and by smoothing the supply voltage. The switch node voltage is controlled in a way to reduce sharp edges and minimize voltage overshoot, consequently diminishing EMI.



The above plot is measured on the EVM with the TPSM828303ARDSR and standard BOM.

 $I_{OUT} = 3 \text{ A}$ $V_{IN} = 5.5 \text{ V}$ $V_{OUT} = 1.8 \text{ V}$

Figure 7-6. Radiated EMI Performance (CISPR11 Radiated Emission Test with Class A and Class B Limits)



7.4 Device Functional Modes

7.4.1 Enable, Disable, and Output Discharge

The device starts operation when Enable (EN) is set High. The input threshold levels are typically 0.8 V for rising and 0.35 V for falling signals. Do not leave EN floating. Shutdown is forced if EN is pulled Low with a shutdown current of typically 100 nA. During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off and the output voltage is actively discharged through the SW pin by a current sink. Therefore VIN must remain present for the discharge to function.

7.4.2 Minimum Duty Cycle and 100% Mode Operation

There is no limitation for small duty cycles because, even at very low duty cycles, the switching frequency is reduced as needed to always make sure of a proper regulation.

If the output voltage (V_{OUT}) comes close to the input voltage (V_{IN}) , the device enters 100% mode. While the high-side switch is constantly turned on, the low-side switch is switched off. This action is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The difference between V_{IN} and V_{OUT} is determined by the voltage drop across the high-side FET and the DC resistance of the inductor. The minimum V_{IN} that is needed to maintain a specific V_{OUT} value is estimated as:

$$V_{IN,min} = V_{OUT} + I_{OUT,MAX} \times R_{DP} \tag{3}$$

where

- V_{IN.min} = Minimum input voltage to maintain an output voltage
- I_{OUT,MAX} = Maximum output current
- R_{DP} = Resistance from VIN to VOUT, which includes the high-side MOSFET on-resistance and DC resistance
 of the inductor

7.4.3 Power Good

The TPSM82830x has a built-in power-good (PG) function. The PG pin goes high impedance when the output voltage has reached the nominal value. Otherwise, including when disabled, in UVLO or in thermal shutdown, PG is Low (see Table 7-1). The PG function is formed with a window comparator, which has an upper and lower voltage threshold. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power-good output requires a pullup resistor connecting to any voltage rail less than 5.5 V.

Table 7-1. PG Pin Logic

DEVICE CONDITIONS	LOGIC	STATUS
DEVICE CONDITIONS	HIGH Z	LOW
EN = High, V _{FB} ≥ 0.48 V	√	
EN = High, V _{FB} ≤ 0.56 V		√
EN = High, V _{FB} ≤ 0.525 V	√	
EN = High, V _{FB} ≥ 0.55 V		√
EN = Low		√
$T_J > T_{JSD}$		√
0.7 V < V _{IN} < V _{UVLO}		√
V _{IN} < 0.7 V	√	
	EN = High, $V_{FB} \le 0.56 \text{ V}$ EN = High, $V_{FB} \le 0.525 \text{ V}$ EN = High, $V_{FB} \ge 0.55 \text{ V}$ EN = Low $T_J > T_{JSD}$ $0.7 \text{ V} < V_{IN} < V_{UVLO}$	DEVICE CONDITIONS HIGH Z EN = High, $V_{FB} \ge 0.48 \text{ V}$ EN = High, $V_{FB} \le 0.56 \text{ V}$ EN = High, $V_{FB} \le 0.525 \text{ V}$ EN = High, $V_{FB} \ge 0.55 \text{ V}$ EN = Low T _J > T _{JSD} 0.7 V < V _{IN} < V _{UVLO}

The PG signal can be used for sequencing of multiple rails by connecting the PG signal to the EN pin of other converters. Leave the PG pin unconnected when not used. The PG rising edge and falling edge has a 40 μ s blanking time, as shown in Figure 7-7. At start-up, the delay of PG signal is typically 125 μ s after soft start is finished.






Figure 7-7. Power-Good Behavior



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

The TPSM82830x is a synchronous step-down converter power module, where the required power inductor is integrated inside the package. The inductance value is 0.47 µH with a ±20% tolerance for the RDS package. The family members within a package category are pin-to-pin and BOM-to-BOM compatible with each other.

8.2 Typical Application




Figure 8-1. Typical Application of TPSM82830x

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters.

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage	2.25 V to 5.5 V	
Output voltage	1.8 V	
Output ripple voltage	< 15 mV	

Table 8-2 lists the components used for the example.

Table 8-2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
C1	4.7 μF, Ceramic capacitor, 6.3 V, X7R, size 0603, JMK107BB7475KA-T	Taiyo Yuden
C2	2 × 10 μF, Ceramic capacitor, 10 V, X7R, size 0603, GRM188Z71A106KA73D	Murata
R1	Depending on the output voltage, 1%, size 0402	Std
R2	200 kΩ, Chip resistor, 1/16 W, 1%, size 0402	Std
R3	100 kΩ, Chip resistor, 1/16 W, 1%, size 0402	Std



8.2.2 Detailed Design Procedure

8.2.2.1 Setting The Output Voltage

The output voltage is set by an external resistor divider according to Equation 4:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.5 V} - 1\right) \tag{4}$$

R2 can be any value between 200 k Ω and 600 k Ω to achieve high efficiency at light load while providing acceptable noise sensitivity.

8.2.2.2 Input Capacitor Selection

The input capacitor is the low-impedance energy source for the converter, which helps provide stable operation. Because the buck converter has a pulsating input current, a low ESR ceramic input capacitor is required for best input voltage filtering to minimize input voltage spikes. Place the capacitor between VIN and GND pins and as close as possible to those pins.

For most applications, a minimum effective input capacitance of 3 μ F is sufficient, though a larger value reduces input current ripple and is recommended. When operating from a high impedance source, TI recommends a larger input buffer capacitor \geq 10 μ F to avoid voltage drops during start-up and load transients. Additionally, small de-coupling capacitors can also be used in case of noise at the input if the device. The input capacitor can be increased without any limit for better input voltage filtering.

Table 8-3 shows a list of recommended capacitors.

 NOMINAL CAPACITANCE [μF]
 VOLTAGE RATING [V]
 DIMENSIONS [mm]
 MFR PART NUMBER(1)

 4.7
 6.3
 1.6 × 0.8 × 0.8
 MSASJ168BB7475MTNA01, Taiyo Yuden

 4.7
 10
 2.0 × 1.25 × 1.25
 C2012X7R1A475K125AC, TDK

 10
 1.6 × 0.8 × 0.8
 GRM188Z71A106KA73#, MuRata

Table 8-3. List of Recommended Capacitors

(1) See the Third-party Products Disclaimer

8.2.2.3 Output Capacitor Selection

The DCS-Control scheme of the TPSM82830x allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. To keep low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. A larger output capacitors can be used reducing the output voltage ripple. Considering the DC-bias derating the capacitance, the recommended minimum effective output capacitance is 12 μ F. The recommended typical output capacitor value is 2 × 10 μ F or 1 × 22 μ F with an X5R or X7R dielectric. Table 8-4


Table 8-4. List of Recommended Capacitors

NOMINAL CAPACITANCE [μF]	VOLTAGE RATING [V]	DIMENSIONS [mm]	MFR PART NUMBER ⁽¹⁾			
10	6.3	2.0 × 1.5 × 1.25	MSASJ21GAB7106MTNA01, Taiyo Yuden			
10	10	2.0 × 1.25 × 1.25	C2012X7R1A106K125AC, TDK			
10	10	1.6 × 0.8 × 0.8	GRM188Z71A106KA73#, MuRata			
10	10	1.6 × 0.8 × 0.8	C1608X5R1A106K080AC, TDK			
22	10	2.0 × 1.25 × 1.25	GRM21BZ71A226ME15#, MuRata			
22	10	1.6 × 0.8 × 0.8	C1608X5R1A226M080AC, TDK			




8.2.3 Application Curves


 $T_A = 25$ °C, $V_{IN} = 5$ V, $V_{OUT} = 1.8$ V, BOM = Table 8-2 unless otherwise noted.


























3 234

100u

 $V_{OUT} = 3.3 V$

Output Current [A]

Figure 8-37. Output Voltage versus Output Current

500m 1

2 3

500m 1

PFM

Output Current [A]

Figure 8-36. Output Voltage versus Output Current


2 3

3 234


100u

 $V_{OUT} = 3.3 V$



















8.3 Power Supply Recommendations

The TPSM82830x family does not have special requirements for the input power supply and is designed to operate from an input voltage supply range from 2.25 V to 5.5 V. The output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the device.

8.4 Layout

8.4.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the device. See *Layout Example* for the recommended low EMI PCB layout.

- Place the input and output capacitors as close as possible to the IC. This action keeps the power traces short. Routing these power traces direct and wide results in low trace resistance and low parasitic inductance.
- Connect the low side of the input and output capacitors properly to the GND pin to avoid a ground potential shift.



- Take special care to avoid noise being induced. The sense traces connected to FB is a signal trace. Keep
 these traces away from SW nodes. The connection of the output voltage trace for the FB resistors must be
 made at the output capacitor.
- Refer to *Layout Example* for an example of component placement, routing, and thermal design with good EMI performance.

8.4.2 Layout Example




Figure 8-60. PCB Layout Recommendation (RDS Package)

8.4.2.1 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PCB design
- · Introducing airflow in the system

The Thermal Data section in *Thermal Information Module* provides the thermal metric of the device on the EVM after considering the PCB design of real applications. The big copper planes connecting to the pads of the IC on the PCB improve the thermal performance of the device. For more details on how to use the thermal parameters, see the Thermal Characteristics application notes, *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs* and *Semiconductor and IC Package Thermal Metrics*.



9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs
 application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (July 2023) to Revision A (December 2023)

Page

Changed document status from Advance Information to Production Data......

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 29-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPSM828301ARDSR	ACTIVE	QFN-FCMOD	RDS	9	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	TM8301	Samples
TPSM828302ARDSR	ACTIVE	QFN-FCMOD	RDS	9	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	TM8302	Samples
TPSM828303ARDSR	ACTIVE	QFN-FCMOD	RDS	9	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	TM8303	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 29-Feb-2024


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Mar-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM828301ARDSR	QFN- FCMOD	RDS	9	3000	330.0	17.6	3.3	3.3	2.25	8.0	12.0	Q2
TPSM828302ARDSR	QFN- FCMOD	RDS	9	3000	330.0	17.6	3.3	3.3	2.25	8.0	12.0	Q2
TPSM828303ARDSR	QFN- FCMOD	RDS	9	3000	330.0	17.6	3.3	3.3	2.25	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION


www.ti.com 1-Mar-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM828301ARDSR	QFN-FCMOD	RDS	9	3000	336.0	336.0	48.0
TPSM828302ARDSR	QFN-FCMOD	RDS	9	3000	336.0	336.0	48.0
TPSM828303ARDSR	QFN-FCMOD	RDS	9	3000	336.0	336.0	48.0

QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated