





TPSM86838 SLVSH20A - OCTOBER 2023 - REVISED DECEMBER 2023

TPSM86838 4.5V to 28V Input, 8A Synchronous Buck Power Module

1 Features

- 4.5V to 28V input voltage range
- 0.6V to 5.5V output voltage range
- 8A continuous output current capability
- Integrated MOSFETs, inductor, and basic passives
- 0.6V ±1% reference voltage at 25°C
- D-CAP3[™] control mode for fast transient response
- FCCM for pseudo-fixed frequency with lower output ripple
- Adjustable soft-start time by SS capacitor
- Built-in output discharge function
- Selectable 800kHz and 1200kHz switching frequency
- Power-good indicator to monitor output voltage
- Supports up to 98% duty operation
- Non-latched protections for UV, OV, OT and UVLO
- -40°C to +150°C operating junction temperature
- 19-pin 5.0mm × 5.5mm QFN HotRod™ package

2 Applications

- Industrial applications: medical applications, factory automation and control (IPC, robotics), test and measurements, pro audio video
- Space constrained POL for 12V,19V, and 24V power-bus applications

3 Description

The TPSM86838 is a high-efficiency, high-voltage input, easy-to-use, synchronous buck power module. The device integrates power MOSFETs, a shielded inductor, and basic passives, minimizing the design

With the wide operating input voltage range of 4.5V to 28V, this device is an excellent choice for systems powered from 12V, 19V, 24V power-bus rails. TPSM86838 supports up to 8A continuous output current, which output voltage is between 0.6V and 5.5V.

The TPSM86838 uses DCAP3 control mode to provide fast transient response, good line and load regulation, no requirement for external compensation, and supports low equivalent series resistance (ESR) output capacitors like MLCC.


The TPSM86838 operates in forced continuous conduction mode (FCCM) during liaht provides complete non-latched OV (Undervoltage), (Undervoltage), OC (Overcurrent), (Overtemperature), and UVLO (Undervoltage lockout) protections combined with power-good indicator and output discharge function features.

The TPSM86838 is available in a 19-pin 5.0mm × 5.5mm HotRod QFN package, and the junction temperature is specified from -40°C to 150°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)
TPSM86838	RCG (B3QFN, 19)	5.0mm × 5.5mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Efficiency, Vout = 5V, Fsw = 800kHz






Table of Contents

1 Features	7 Application and Implementation	17
2 Applications	··	
3 Description		
4 Pin Configuration and Functions		
5 Specifications		
5.1 Absolute Maximum Ratings		
5.2 ESD Ratings	8.1 Device Support	24
5.3 Recommended Operating Conditions		24
5.4 Thermal Information		24
5.5 Electrical Characteristics	5 8.4 Support Resources	24
5.6 Typical Characteristics	7 8.5 Trademarks	24
6 Detailed Description1		24
6.1 Overview1		
6.2 Functional Block Diagram1		
6.3 Feature Description	2 10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes1		24



4 Pin Configuration and Functions




Figure 4-1. 19-Pin B3QFN RCG Package (Top View)

Table 4-1. Pin Functions

PIN	١	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
VOUT	1, 16	0	Output voltage. These pins are connected to the internal buck inductor. Connect these pins to the output load and connect external output capacitors between these pins and PGND.
MODE	2	ı	Switching frequency selection pin. Connect this pin to a resistor to AGND for different switching frequency options shown in Table 6-1.
EN	3	I	Enable input control. Driving EN high or leaving this pin floating enables the module. A resistor divider can be used to imply an UVLO function.
FB	4	I	Feedback input. Connect the midpoint of the feedback resistor divider to this pin. Connect the upper resistor (RFBT) of the feedback divider to VOUT at the desired point of regulation. Connect the lower resistor (RFBB) of the feedback divider to AGND. Do not leave open or connect to ground.
AGND	5	G	Ground of internal analog circuitry. Connect AGND to PGND plane at a single point.
PG	6	0	Open-drain power-good monitor output that asserts low if the output voltage is out of PG threshold due to overvoltage, undervoltage, thermal shutdown, EN shutdown, or during soft start.
SS	7	I	Soft-start time selection pin. Connecting an external capacitor to AGND to set the soft-start time. A minimum 22nF ceramic capacitor must be connected at this pin, which sets the minimum soft-start time to approximately 2.2ms. Do not float.
VIN	8, 9	Р	Input supply voltage. A 100nF input capacitor is internally connected from this pin to PGND within the module. Externally, connect input capacitors between these pins and PGND in close proximity to the device.
SW	10, 11	0	Switching node. Do not place any external component on this pin or connect to any signal. The amount of copper placed on this pin must be kept to a minimum to prevent issues with noise and EMI.
воот	12	I/O	Bootstrap pin for the internal high-side gate driver. A 100nF bootstrap capacitor is internally connected from this pin to SW within the module to provide the bootstrap voltage. <i>Do not place any external component on this pin or connect to any signal.</i>
NC	13, 14, 15	_	No connection. Tie to GND for better thermal performance.
PGND	17, 18, 19	G	Power ground. This pin is the return current path for the power stage of the device. Connect these pads to the input supply return, the load return, and the capacitors associated with the VIN and VOUT pins.

(1) I = input, O = output, G = ground, P = power



5 Specifications

5.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to +150°C (unless otherwise noted)(1)

<u></u>		(
		MIN	MAX	UNIT
	V _{IN}	-0.3	32	V
	BOOT	-0.3	SW + 6	V
Input voltage	BOOT-SW	-0.3	6	V
	EN, FB, MODE	-0.3	6	V
	PGND, AGND	-0.3	0.3	V
	SW	-2	32	V
Output voltage	SW (< 10ns transient)	-5	35	V
	PG	-0.3	6	V
Mechanical vibration	MIL-STD-883D, Method 2007.2, 20Hz to 2kHz		20	G
Mechanical shock	MIL-STD-883D, Method 2002.3, 1ms, 1/2 sine, mounted		500	G
Operating junction	temperature, T _J	-40	150	°C
Storage temperatur	re, T _{stg}	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _{ESD}	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted).

		MIN	NOM MAX	UNIT
	V _{IN}	4.5	28	V
	воот	-0.1	SW + 5.5	V
Input voltage	BOOT-SW	-0.1	5.5	V
	EN, FB, MODE	-0.1	5.5	V
	PGND, AGND	-0.1	0.1	V
Output voltage	sw	– 1	28	V
Output voltage	PG	-0.1	5.5	V
Operating junction temperature, T _J		-40	150	°C

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



5.4 Thermal Information

		TPSM86838	
THERMAL METRIC ¹		RCG (B3QFN)	UNIT
		19 PINS	
Eff R _{0JA}	Effective Junction-to-ambient thermal resistance (TPSM86838 EVM)	24	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JEDEC)	36	°C/W
Ψ_{JT}	Junction-to-top characterization parameter ²	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter ³	12	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-top board characterization parameter, Ψ_{JT}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T_J = Ψ_{JT} × P_{DIS} + T_T; where P_{DIS} is the power dissipated in the device and T_T is the temperature of the top of the device.
- (3) The junction-to-top board characterization parameter, Ψ_{JB}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T_J = Ψ_{JB} × P_{DIS} + T_B; where P_{DIS} is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

5.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications are interpreted as conditions that do not degrade the parametric or functional specifications of the device for the life of the product containing it. Typical values correspond to $T_J = 25^{\circ}C$, $V_{IN} = 24V$. Minimum and maximum limits are based on $T_J = -40^{\circ}C$ to $+150^{\circ}C$, $V_{IN} = 4.5V$ to 28V (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRE	ENT					
IQ	Quiescent current, operating ¹	T _J = 25°C, V _{EN} = 5V, V _{FB} = 0.7V		350		μΑ
I _{SD}	Shutdown supply current	T _J = 25°C, V _{EN} = 0V		3		μΑ
UVLO	•					
		Wake up V _{IN} voltage	4.0	4.2	4.4	V
UVLO	V _{IN} undervoltage lockout	Shutdown V _{IN} voltage	3.5	3.65	3.8	V
	i sonout	Hysteresis V _{IN} voltage		550		mV
ENABLE(EN PIN	N)				•	
I _{EN_INPUT}	Input current	V _{EN} = 1.1V		1		μΑ
I _{EN_HYS}	Hysteresis current	V _{EN} = 1.3V		3		μA
V _{EN_ON}	Enable threshold	EN rising		1.18	1.26	V
V _{EN_OFF}	Enable threshold	EN falling	1	1.07		V
FEEDBACK VO	LTAGE					
V	Feedback voltage	V _{OUT} = 5V, continuous mode operation, T _J = 25°C	0.594	0.6	0.606	V
V_{FB}	reedback voltage	V _{OUT} = 5V, continuous mode operation, T _J = -40°C to 150°C	0.591	0.6	0.609	V
CURRENT LIMIT	Т					
I _{LS_OCL}	Low-side MOSFET valley current limit		8	9.6	11.1	А
I _{HS_OCL}	High-side MOSFET peak current limit		12.75	15	17.25	А
I _{NOC}	Reverse current limit for FCCM		3			А

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



5.5 Electrical Characteristics (continued)

The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications are interpreted as conditions that do not degrade the parametric or functional specifications of the device for the life of the product containing it. Typical values correspond to $T_J = 25^{\circ}C$, $V_{IN} = 24V$. Minimum and maximum limits are based on $T_J = -40^{\circ}C$ to $+150^{\circ}C$, $V_{IN} = 4.5V$ to 28V (unless otherwise noted).


PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
DUTY CYCLE ar	nd FREQUENCY CONTRO	L			
F _{SW}	Switching frequency	V _{IN} = 24V, V _{OUT} = 5V, continuous mode operation, Mode setting to 800kHz	800		kHz
t _{ON(MIN)}	Minimum on time ²		50		ns
OFF(MIN)	Minimum off time ²	T _J = 25°C	150		ns
SOFT START				<u>'</u>	
ss	Soft-start charging current		6		uA
POWER GOOD					
	PG lower threshold - falling	% of V _{FB}	85%		
.,	PG lower threshold - rising	% of V _{FB}	90%		
f F	PG upper threshold - falling	% of V _{FB}	110%		
	PG upper threshold - rising	% of V _{FB}	115%		
.	PG delay	PG from low-to-high	64		us
PG_DLY	r G delay	PG from high-to-low	32		us
V _{OVP}	Output OVP threshold	OVP detect(L->H)	125%		
OVP_DEG	OVP Prop deglitch	T _J = 25°C	32		us
V _{UVP}	Output UVP threshold	Hiccup detect(H->L)	65%		
UVP_WAIT	UV protection hiccup wait time		256		us
UVP_HICCUP	UV protection hiccup time before recovery		10.5		*t _{SS}
THERMAL SHU	TDOWN				
Thermal shutdow	n threshold ³	Temperature rising	150 165		°C
morniai silutuow	in unconoid	Hysteresis	30		°C
SW DISCHARGE	ERESISTANCE				
√ _{OUT} discharge r	esistance	V _{EN} = 0, V _{SW} = 0.5V, T _J = 25°C	200		Ω

⁽¹⁾ Not representative of the total input current of the system when in regulation. Specified by design and characterization test.

⁽²⁾ Not production tested. Specified by design.


⁽³⁾ Not production tested. Specified by design and engineering sample correlation.

5.6 Typical Characteristics






5.6 Typical Characteristics (continued)




5.6 Typical Characteristics (continued)





5.6 Typical Characteristics (continued)



6 Detailed Description

6.1 Overview

The TPSM86838 is an easy-to-use, synchronous buck DC/DC power module designed for a wide variety of applications where reliability, small design size, and low EMI signature are of paramount importance. With integrated power MOSFETs, a shielded buck inductor, and basic passives, the TPSM86838 is a 8A synchronous buck module operating from 4.5V to 28V input voltage (V_{IN}), and the output voltage ranges from 0.6V to 5.5V. The proprietary D-CAP3 control mode enables low external component count, ease of design, optimization of the power design for power, size, and efficiency. The device employs D-CAP3 control mode that provides fast transient response with no external compensation components and an accurate feedback voltage. FCCM mode has the quasi-fixed switching frequency at both light and heavy load. The TPSM86838 is able to adapt both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

The TPSM86838 incorporates specific features to improve EMI performance in noise-sensitive applications:

- An optimized package and pinout design enables a shielded switch-node layout that mitigates radiated EMI.
- Parallel input and output paths with symmetrical capacitor layouts minimize parasitic inductance, switch voltage ringing, and radiated field coupling
- Integrated power MOSFETs with enhanced gate drive control enable low-noise PWM switching.

The TPSM86838 module also includes inherent protection features for robust system requirements:

- An open-drain PGOOD indicator for power-rail sequencing and fault reporting
- Precision enable input with hysteresis, providing programmable non-latched input undervoltage lockout (UVLO)
- Non-latched overvoltage protections
- Hiccup-mode overcurrent protection with cycle-by-cycle valley current limits
- Thermal shutdown with automatic recovery.


Leveraging a pin arrangement designed for simple layout that requires only a few external components, the TPSM86838 is specified to maximum junction temperatures of 150°C.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 The Adaptive On-Time Control and PWM Operation

The main control loop of the TPSM86838 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3 control mode. The D-CAP3 control mode combines adaptive on-time control with an internal compensation circuit for quasi-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. The D-CAP3 control mode is stable even with virtually no ripple at the output. The TPSM86838 also includes an error amplifier that makes the output voltage very accurate. No external current sense network or loop compensation is required for D-CAP3 control mode.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one-shot duration is set proportional to the output voltage, V_{OUT} , and is inversely

proportional to the module input voltage, V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence called adaptive on-time control. When the feedback voltage falls below the reference voltage, the one-shot timer is reset and the high-side MOSFET is turned on again. An internal ripple generation circuit is added to the reference voltage for emulating the output ripple, and this action enables the use of very low-ESR output capacitors, such as multi-layered ceramic caps (MLCC).

6.3.2 Mode Selection

TPSM86838 has a MODE pin to configure the switching frequency, as shown in Table 6-1. The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options list in Table 6-1. The voltage on the MODE pin can be set by connecting a resistor to AGND. A guideline for the MODE resistor in 1% resistors in shown in Table 6-1. The MODE pin setting can be reset only by a VIN or EN power cycling.

Figure 6-1 shows the typical start-up sequence of the device after the enable signal triggers the EN turn-on threshold. After the voltage of internal VCC crosses the UVLO rising threshold, the MODE setting is read. After this process, the MODE is latched and does not change until VIN or EN toggles to restart-up this device. Then after a delay, the internal soft-start function begins to ramp up and Vout ramps up smoothly. When Vout is up to the reference voltage, PGOOD turns to high after a delay.

Table 6-1. MODE Pin Settings for TPSM86838

MODE Pin	Switching Frequency	
R = 162kohm	800kHz	
R = 374kohm	1200kHz	




Figure 6-1. Power-Up Sequence

6.3.2.1 FCCM Control

TPSM86838 operates in forced continuous conduction mode (FCCM) in light load conditions and allows the inductor current to become negative. In FCCM, the switching frequency is maintained at a quasi-fixed level over the entire load range, which is designed for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load compared with that under Eco-mode. This mode also can help to avoid switching frequency dropping into audible range that can introduce some audible "noise".

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

6.3.3 Soft Start and Prebiased Soft Start

The TPSM86838 has an adjustable soft-start time that can be set by connecting a capacitor between SS and AGND. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and AGND. Equation 1 calculates the soft-start time (I_{SS}):

$$T_{SS} = \frac{C_{SS} \times V_{REF}}{I_{SS}} \tag{1}$$

If the external capacitor (C_{SS}) has pre-stored voltage at start-up, the device initially discharges the external capacitor voltage to lower voltage then charge again to prevent inrush start-up.

If the output capacitor is prebiased at start-up, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage VFB. This scheme make sure that the converters ramp up smoothly into regulation point.

6.3.4 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device begins operating. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the standby operation.

The EN pin has an internal pullup current source which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, open-drain or open-collector output logic can be used to interface with the pin.

The TPSM86838 implements internal undervoltage lockout (UVLO) circuitry on the V_{IN} pin. The device is disabled when the VIN pin voltage falls below the internal V_{IN} UVLO threshold. The internal V_{IN} UVLO threshold has a hysteresis of 550mV.

If an application requires a higher UVLO threshold on the VIN pin, then the EN pin can be configured as shown in Figure 6-2. When using the external UVLO function, TI recommends setting the hysteresis at a value greater than 500mV.

The EN pin has a small pullup current, I_p , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because the pullup current increases by I_h when the EN pin crosses the enable threshold. Use Equation 2 and Equation 3 to calculate the values of R1 and R2 for a specified UVLO threshold. After R1, R2 are settled down, the V_{EN} voltage can be calculated by Equation 4, which must be lower than 5.5V with maximum V_{IN} .




Figure 6-2. Adjustable VIN Undervoltage Lockout

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

$$R_{1} = \frac{V_{START} \times \frac{V_{ENfalling}}{V_{ENrising}} - V_{STOP}}{I_{p} \times \left(1 - \frac{V_{ENfalling}}{V_{ENrising}}\right) + I_{h}}$$
 (2)

$$R_{2} = \frac{R_{1} \times V_{\text{ENfalling}}}{V_{\text{STOP}} - V_{\text{ENfalling}} + R_{1} \times (I_{p} + I_{h})}$$
(3)

$$V_{EN} = \frac{R_2 \times V_{IN} + R_1 \times R_2 \times \left(I_p + I_h\right)}{R_1 + R_2} \tag{4}$$

Where

- I_D = 1µA
- $I_h = 3\mu A$
- V_{ENfalling} = 1.07V
- V_{ENrising} = 1.18V

6.3.5 Output Overcurrent Limit and Undervoltage Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle low-side MOSFET valley current detection and high-side MOSFET peak current detection. The switching current is monitored by measuring the MOSFET drain to source voltage. This voltage is proportional to the switching current. To improve accuracy, the voltage sensing is temperature compensated.

There are some important considerations for this type of overcurrent limit. When the load current is higher than the I_{LS_LIMIT} added by one half of the peak-to-peak inductor ripple current, or higher than I_{HS_LIMIT} subtracted by one half of the peak-to-peak inductor ripple current, the OCP is triggered and the current is being limited, output voltage tends to drop because the load demand is higher than what the module can support. When the output voltage falls below 65% of the target voltage, the UVP comparator detects this fall and shuts down the device after a deglitch wait time of 256 us and then re-start after the hiccup time of 10.5 cycles of soft-start time. When the overcurrent condition is removed, the output recovers.

6.3.6 Overvoltage Protection

When the output voltage becomes higher than 125% of the target voltage, the OVP is triggered. The output is discharged after a deglitch time of 32us and both the high-side MOSFET driver and the low-side MOSFET driver turn off. When the overvoltage condition is removed, the output voltage recovers.

6.3.7 UVLO Protection

Undervoltage Lockout protection(UVLO) monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut down. This protection is non-latched.

6.3.8 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 165°C (typical), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and the discharge path is turned on. When T_J decreases below the hysteresis amount, the module resumes normal operation, beginning with soft start. To avoid unstable conditions, a hysteresis of typically 30°C is implemented on the thermal shutdown temperature.

6.3.9 Output Voltage Discharge

The TPSM86838 has a built-in discharge function by using an integrated MOSFET with 200Ω R_{DS(on)}, which is connected to the output terminal SW. The discharge is slow due to the lower current capability of the MOSFET. The discharge path turns on when the device is turned off due to UV, OV, OT, and EN shutdown conditions.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

6.3.10 Power Good

The TPSM86838 has a built-in power-good (PG) function to indicate whether the output voltage has reached an appropriate level or not. The PG signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor (to any voltage below 5.5V). TI recommends a pullup resistor of 100 k Ω to pull the pin up to 5V voltage. The pin can sink 10mA of current and maintain the specified logic low level. After the FB pin voltage is between 90% and 110% of the internal reference voltage (V_{REF}) and after a deglitch time of 64 μ s, the PG turns to high impedance status. The PG pin is pulled low after a deglitch time of 32 μ s when FB pin voltage is lower than 85% of the internal reference voltage or greater than 115% of the internal reference voltage, or in events of thermal shutdown, EN shutdown, UVLO conditions. V_{IN} must remain present for the PG pin to stay Low. The PG pin logic are shown in Table 6-2.

Table 6-2. Power-Good Pin Logic Table

Davio	o Stata	PG Logic Status		
Devic	Device State		Low	
Enable (EN = High)	V _{FB} does not trigger V _{PGTH}	\checkmark		
Enable (EN – Figit)	V _{FB} triggers V _{PGTH}		$\sqrt{}$	
Shutdown (EN = Low)			V	
UVLO	2V < V _{IN} < V _{UVLO}		√	
Thermal shutdown	T _J > T _{SD}		√	
Power supply removal	V _{IN} < 2V	V		

6.3.11 Large Duty Operation

The TPSM86838 can support large duty operations by smoothly dropping down the switching frequency. The switching frequency is allowed to smoothly drop to make T_{ON} extended to implement the large duty operation and also improve the performance of the load transient performance. The TPSM86838 can support up to 98% duty cycle operation.

6.4 Device Functional Modes

6.4.1 Standby Operation

The TPSM86838 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 3µA (typical) when in standby condition.

6.4.2 Light Load Operation

During FCCM, the switching frequency is maintained at an almost constant level over the entire load range which is designed for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The schematic of Figure 7-1 shows a typical application for TPSM86838. This design converts an input voltage range of 4.5V to 28V down to 1.8V with a maximum output current of 8A.

7.2 Typical Application

The application schematic in Figure 7-1 shows the TPSM86838 4.5V to 28V Input, 1.8V output module design meeting the requirements for 8A output. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.




Figure 7-1. TPSM86838 1.8V, 8A Reference Design

7.2.1 Design Requirements

Table 7-1 shows the design parameters for this application.

Table 7-1. Design Parameters

rubio i ii booigii i urumotoro				
PARAMETER	EXAMPLE VALUE			
Input voltage range	24V nominal, 4.5V to 28V			
Output voltage	1.8V			
Transient response, 8A load step	$\Delta V_{OUT} = \pm 5\%$			
Output ripple voltage	10mV			
Output current rating	8A			
Operating frequency	800kHz			

7.2.2 Detailed Design Procedure

7.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the V_{FB} pin. TI recommends to use 1% tolerance or better divider resistors. Start by using Equation 5 to calculate V_{OUT} . R_6 is optional and can be used to measure the control loop frequency response.

To improve efficiency at very light loads consider using larger value resistors. If the resistance is too high, the device is more susceptible to noise and voltage errors from the V_{FB} input current are more noticeable. Please note that TI does not recommend dynamically adjusting output voltage.

$$V_{OUT} = 0.6 \times \left(1 + \frac{R7}{R8}\right) \tag{5}$$

7.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_{p} = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
 (6)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a –40dB per decade rate and the phase drops rapidly. D-CAP3 control mode introduces a high frequency zero that reduces the gain roll off to –20dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 6 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement, use the values recommended in Table 7-2.

Table 7-2. Recommended Component Values

Table 7-2. Recommended Component values									
Switching	Output Voltage	R7	R8	C _{OUT}	C8 (pF) ⁽⁴⁾				
Frequency (kHz)	(V) ⁽¹⁾	(kΩ) ⁽²⁾	(kΩ)	Typical	Maximum				
	1.05	7.5	10	22uF × 3	22uF × 10				
800	1.8	20	10	22uF × 3	22uF × 10	30-100 (47 typical)			
	3.3	45.3	10	22uF × 3	22uF × 10	30-100 (47 typical)			
	5	73.2	10	22uF × 2	22uF × 10	30-100 (47 typical)			
	1.05	7.5	10	22uF × 3	22uF × 10				
	1.8	20	10	22uF × 3	22uF × 10	30-100 (47 typical)			
1200	3.3	45.3	10	22uF × 3	22uF × 10	30-100 (47 typical)			
	5	73.2	10	22uF × 2	22uF × 10	100-200 (150 typical)			

- (1) Please use the recommended C_{OUT} of the higher and closest output rail for unlisted output rails.
- (2) R7 = 0Ω for $V_{OUT} = 0.6V$.
- COUT in this data sheet is using Murata GRM32ER71E226KE15L 25VDC capacitor. TI recommends to use the same effective output capacitance. The effective capacitance is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. A careful study of bias and temperature variation of any capacitor bank must be made to make sure that the minimum value of effective capacitance is provided. Refer to the

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

information of DC bias and temperature characteristics from manufacturers of ceramic capacitors. Higher than Cout max capacitance is allowed by careful tuning the feedforward compensation.

(4) R10 and C8 can be used to improve the load transient response or improve the loop-phase margin. The Optimizing Transient Response of Internally Compensated DCDC Converters with Feed-forward Capacitor application report is helpful when experimenting with a feed-forward capacitor.

The capacitor value and ESR determines the amount of output voltage ripple. The TPSM86838 is intended for use with ceramic or other low ESR capacitors. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_{OUT} \times F_{SW}}$$
(7)

For this design, three MuRata GRM32ER71E226KE15L 25VDC 22µF output capacitors are used so that the effective capacitance is 68µF at DC biased voltage of 1.8V.

7.2.2.3 Input Capacitor Selection

The TPSM86838 requires input decoupling capacitors, and a bulk capacitor is needed depending on the application. TI recommends at least two $10\mu\text{F}$ ceramic capacitors for the decoupling capacitor. The capacitor voltage rating must be greater than the maximum input voltage. Use Equation 8 to calculate the input voltage ripple.

$$\Delta V_{\rm IN} = \frac{I_{\rm OUTMAX} \times 0.25}{C_{\rm IN} \times Fsw}$$
 (8)

The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. Use Equation 9 to calculate the input ripple current:


$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(MIN)}} \times \frac{V_{IN(MIN)} - V_{OUT}}{V_{IN(MIN)}}}$$
(9)


Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



7.2.3 Application Curves





7.3 Power Supply Recommendations

The TPSM86838 is designed to operate from input supply voltage in the range of 4.5V to 28V. Buck modules require the input voltage to be higher than the output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPSM86838 circuit, TI recommends some additional input bulk capacitance.

7.3.1 Application Thermal Considerations

The power module integrates the main power dissipating elements, the power switches and magnetics, all into one package, which enables smaller design size and simplifies the development. Therefore, in addition to the IC losses, the heat generated from the inductor direct current resistance (DCR) and core losses add to the total power dissipated in the package. Under the same operating conditions as the discrete counterparts (which have an external inductor), the module has the challenge of dissipating more heat through a smaller surface area. There is a constraint on the maximum output current that modules can deliver at higher operating ambient temperatures due to limitations in maximum temperature ratings for both the inductor and IC.

The temperature rise of module can be calculated by using efficiency and EVM effective $R_{\theta JA}$. Equation 10 calculates the power loss from the data sheet efficiency curves:

$$Power Loss = \left(V_{OUT} \times I_{OUT}\right) \times \left(\frac{1}{n} - 1\right)$$
(10)

Where η is the application conditions efficiency. As an example, Figure 7-2 shows the efficiency curve at 25°C for the 24Vin, 1.8Vout, 800kHz condition. At 8A load, with nearly 81% efficiency, Equation 10 calculates the power loss as 3.378W. Multiplying by the EVM effective $R_{\theta JA}$ 24 °C/W gives a temperature rise of 81°C.

The maximum temperature rating for TPSM86838 is 150°C. Subtracting this temperature rise from the 150°C maximum temperature results in a maximum ambient temperature of 69°C. Consider operation within this ambient temperature.



7.4 Layout

7.4.1 Layout Guidelines

The following list summarizes the essential guidelines for PCB layout and component placement to optimize DC/DC module performance, including thermals and EMI signature.

- 1. Use a four-layer PCB with two-ounce copper thickness for good thermal performance and with maximum ground plane.
- 2. Place input capacitors as close as possible to the VIN pins. Note the dual and symmetrical arrangement of the input capacitors based on the VIN1 and VIN2 pins located on each side of the module package. The high-frequency currents are split in two and effectively flow in opposing directions such that the related magnetic fields contributions cancel each other, leading to improved EMI performance.
 - Use low-ESR 1206 or 1210 ceramic capacitors with X7R or X7S dielectric.
 - Make ground return paths for the input capacitors consist of localized top-side planes that connect to the PGND pads under the module.
 - Make VIN traces as wide as possible to reduce trace impedance. The wide areas are also of advantage
 from the view point of heat dissipation. Even though the VIN pins are connected internally, use a wide
 polygon plane on a bottom PCB layer to connect these pins together and to the input supply.
- 3. Place output capacitors as close as possible to the VOUT pins. A similar dual and symmetrical arrangement of the output capacitors enables magnetic field cancellation and EMI mitigation.
 - Make ground return paths for the output capacitors consist of localized top-side planes that connect to the PGND pads under the module.
 - Make VOUT traces as wide as possible to reduce trace impedance. The wide areas are also of
 advantage from the view point of heat dissipation. Even though the VOUT pins are connected internally,
 use a wide polygon plane on a bottom PCB layer to connect these pins together and to the load, thus
 reducing conduction loss and thermal stress.
- 4. Keep the FB trace as short as possible by placing the feedback resistors close to the FB pin. Reduce noise sensitivity of the output voltage feedback path by placing the resistor divider close to the FB pin, rather than close to the load. FB is the input to the voltage-loop error amplifier and represents a high-impedance node sensitive to noise. Route a trace from the upper feedback resistor to the required point of output voltage regulation. Place the voltage feedback loop away from the high-voltage switching trace, and preferably has ground shield.
- 5. Provide enough PCB area for proper heatsinking. Use sufficient copper area to achieve a low thermal impedance commensurate with the maximum load current and ambient temperature conditions. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed pads (PGND) of the package to the PCB ground plane. If the PCB has multiple copper layers, connect these thermal vias to inner-layer ground planes.

Product Folder Links: TPSM86838



7.4.2 Layout Example




Figure 7-12. TPSM86838 Layout




Figure 7-13. TPSM86838 Top Layer Design



8 Device and Documentation Support

8.1 Device Support

8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPSM86838 Buck Module Evaluation Module EVM user's guide
- Texas Instruments, Optimizing Transient Response of Internally Compensated DCDC Converters with Feedforward Capacitor application report

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

D-CAP3[™], HotRod[™], and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (October 2023) to Revision A (December 2023)

Page

Changed document status from Advance Information to Production Data......

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 27-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM86838RCGR	ACTIVE	B3QFN	RCG	19	1000	RoHS & Green	NIPDAU	Level-3-245C-168 HR	-40 to 150	TPSM86838	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jan-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM86838RCGR	B3QFN	RCG	19	1000	330.0	16.4	5.28	5.78	4.28	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jan-2024




*All dimensions are nominal

Ì	Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPSM86838RCGR	B3QFN	RCG	19	1000	336.0	336.0	48.0	



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated