







TXV0108-Q1

# TXV0108-Q1 Automotive 8-Bit Direction Controlled Low-Skew, Low-Jitter Voltage Translator or Buffer

#### 1 Features

- Configurable design allows each port to operate with a power supply range from 1.14V to 3.6V
- Supports up to 500Mbps for 1.65V to 3.6V
- AEC-Q100 qualified for automotive applications
- Meets RGMII 2.0 timing specifications:
  - < 750ps rise and fall time</p>
  - < ± 5 % duty cycle distortion</p>
  - < ± 400ps channel to channel skew</p>
  - Up to 250Mbps/channel
- Integrated 10Ω damping output resistor to minimize signal reflections
- High drive strength (up to 12mA at 3.6V)
- Fully configurable symmetric dual-rail design
- Optimal signal integrity performance with 390ps peak-to-peak jitter for 1.8V to 3.3V
- Features V<sub>CC</sub> isolation and V<sub>CC</sub> disconnect
- I<sub>off</sub> supports partial-power-down mode operation
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD protection exceeds JESD 22:
  - 2000-V Human-Body Model
  - 1000-V Charged-Device Model
- Low power consumption:
  - 10µA maximum (25°C)
  - 20µA maximum (-40°C to 125°C)
- Operating temperature from -40°C to +125°C
- Pin compatible with SN74AVC8T245 (VQFN)
- Available in wettable flank VQFN (RGY) package

#### 2 Applications

- Medium or short range radar
- ADAS domain controller
- **HVAC** controller design
- Machine vision camera
- Rack server motherboard
- IP telephone

#### 3 Description

The TXV0108-Q1 is an 8-bit, dual-supply direction controlled low-skew, low-jitter voltage translation device. This device can be used for redriving, voltage translation, and power isolation when implementing skew sensitive interface, such as RGMII between Ethernet® MAC and PHY devices. The Ax I/O pins and control pins (DIR,  $\overline{OE}$ ) are referenced to  $V_{CCA}$ logic levels, and Bx I/O pins are referenced to V<sub>CCB</sub> logic levels. This device has improved channel-tochannel skew, duty cycle distortion and symmetric rise and fall time for applications requiring strict timing conditions.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, thus preventing damaging current backflow through the device when it is powered down.


The V<sub>CC</sub> isolation feature is designed so that if either V<sub>CC</sub> supply is at or near 0V both ports will switch to a high-impedance state. This feature enables power isolation for communications across multiple MACs and PHYs, and is beneficial in situations where MACs and PHYs are powered up asynchronously preventing current backflow between devices.

A High on DIR allows data transmission from A to B while a Low on DIR allows data transmission from B to A when  $\overline{OE}$  is set to Low. When  $\overline{OE}$  is set to High, both Ax and Bx pins will be forced into a highimpedance state. See Device Functional Modes for a summary of the operation of the control logic.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TXV0108-Q1	RGY (VQFN, 24)	5.5mm × 3.5mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



TXV0108-Q1 in RGMII Applications



# **Table of Contents**

1 Features	
2 Applications 7.3 Feature Description	15
3 Description	
4 Pin Configuration and Functions 8 Application and Implementation	19
5 Specifications	19
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information5 8.5 Layout	22
5.5 Electrical Characteristics	
5.6 Switching Characteristics, V <sub>CCA</sub> = 1.2 ± 0.06 V 9.1 Documentation Support	23
5.7 Switching Characteristics, V <sub>CCA</sub> = 1.8 ± 0.15 V 8 9.2 Receiving Notification of Documentation Update	
5.8 Switching Characteristics, V <sub>CCA</sub> = 2.5 ± 0.2 V9 9.3 Support Resources	
5.9 Switching Characteristics, V <sub>CCA</sub> = 3.3 ± 0.3 V 10 9.4 Trademarks	
5.10 Typical Characteristics	23
6 Parameter Measurement Information13 9.6 Glossary	
6.1 Load Circuit and Voltage Waveforms	
7 Detailed Description	
7.1 Overview	23



# **4 Pin Configuration and Functions**




Figure 4-1. RGY Package, 24-Pin VQFN (Top View)

**Table 4-1. Pin Functions** 

	PIN	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
V <sub>CCA</sub>	1	_	A-port supply voltage.
DIR	2	I	Direction-control signal for all ports. Referenced to V <sub>CCA</sub> .
A1	3	I/O	Input/Output A1. Referenced to V <sub>CCA</sub> .
A2	4	I/O	Input/Output A2. Referenced to V <sub>CCA</sub> .
A3	5	I/O	Input/Output A3. Referenced to V <sub>CCA</sub> .
A4	6	I/O	Input/Output A4. Referenced to V <sub>CCA</sub> .
A5	7	I/O	Input/Output A5. Referenced to V <sub>CCA</sub> .
A6	8	I/O	Input/Output A6. Referenced to V <sub>CCA</sub> .
A7	9	I/O	Input/Output A7. Referenced to V <sub>CCA</sub> .
A8	10	I/O	Input/Output A8. Referenced to V <sub>CCA</sub> .
GND	11, 12, 13	_	Ground.
B8	14	I/O	Input/Output B8. Referenced to V <sub>CCB</sub> .
B7	15	I/O	Input/Output B7. Referenced to V <sub>CCB</sub> .
B6	16	I/O	Input/Output B6. Referenced to V <sub>CCB</sub> .
B5	17	I/O	Input/Output B5. Referenced to V <sub>CCB</sub> .
B4	18	I/O	Input/Output B4. Referenced to V <sub>CCB</sub> .
B3	19	I/O	Input/Output B3. Referenced to V <sub>CCB</sub> .
B2	20	I/O	Input/Output B2. Referenced to V <sub>CCB</sub> .
B1	21	I/O	Input/Output B1. Referenced to V <sub>CCB</sub> .
ŌĒ	22	ı	Output Enable. Pull to GND to enable all outputs. Pull to $V_{CCA}$ to place all outputs in high-impedance mode. Referenced to $V_{CCA}$ .
V <sub>CCB</sub>	23, 24	_	B-port supply voltage.
Thermal Pad	•	_	Thermal pad. Can be grounded (recommended) or left floating.

(1) I = input, O = output



### **5 Specifications**

#### **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage A		-0.5	4.6	V
V <sub>CCB</sub>	Supply voltage B		-0.5	4.6	V
		I/O Ports (A Port)	-0.5	4.6	
VI	Input Voltage <sup>(2)</sup>	I/O Ports (B Port)	-0.5	4.6	V
		Control Inputs	-0.5	4.6	
.,	Voltage applied to any output in the high-impedance or power-off	A Port	-0.5	4.6	\/
Vo	state <sup>(2)</sup>	B Port	-0.5	4.6	V
.,	Valence and in the conversation that birth and accordance (2) (3)	A Port	-0.5	V <sub>CCA</sub> + 0.5	.,
Vo	Voltage applied to any output in the high or low state <sup>(2) (3)</sup>	B Port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50		mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	-50		mA
Io	Continuous output current		-50	50	mA
	Continuous current through V <sub>CC</sub> or GND		-100	100	mA
Tj	Junction Temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

#### 5.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD classification level C3	±1000	V

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage A			1.14	3.6	V
V <sub>CCB</sub>	Supply voltage B			1.14	3.6	V
V <sub>IH</sub>	High-level input voltage	Data Inputs (Ax, Bx), $\overline{\text{OE}}$ , DIR (Referenced to V <sub>CCI</sub> )	V <sub>CCI</sub> = 1.14 V - 3.6 V	V <sub>CCI</sub> x 0.7		V
V <sub>IL</sub>	Low-level input voltage	Data Inputs (Ax, Bx), $\overline{\text{OE}}$ , DIR (Referenced to V <sub>CCI</sub> )	V <sub>CCI</sub> = 1.14 V - 3.6 V		V <sub>CCI</sub> x 0.3	V
			V <sub>CCO</sub> = 1.14 V		-3	
	High lavel autout		V <sub>CCO</sub> = 1.65 V - 1.95 V		-8	^
I <sub>OH</sub>	High-level output o	current	V <sub>CCO</sub> = 2.3 V - 2.7 V		-9	mA
			V <sub>CCO</sub> = 3 V - 3.6 V		-12	
			V <sub>CCO</sub> = 1.14 V		3	
	Law lavel autaut a	urrant	V <sub>CCO</sub> = 1.65 V - 1.95 V		8	- A
l <sub>OL</sub>	Low-level output c	urrent	V <sub>CCO</sub> = 2.3 V - 2.7 V		9	mA
			V <sub>CCO</sub> = 3 V - 3.6 V		12	
VI	Input voltage			0	3.6	V
\/	Output valtage	Active State		0	V <sub>CCO</sub>	V
Vo	Output voltage	Tri-State		0	-3 -8 -9 -12 3 8 9 12 3.6 V <sub>CCO</sub> 3.6	
Δt/Δν	Input transition rise	e and fall time			5	ns/V
T <sub>A</sub>	Operating free-air	temperature		-40	125	°C

<sup>(1)</sup>  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

#### **5.4 Thermal Information**

		TXV0108 / TXV0108-Q1	
	THERMAL METRIC (1)	RGY (VQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	52.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.2	°C/W
Y <sub>JT</sub>	Junction-to-top characterization parameter	4.2	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	30.1	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case (bottom) thermal resistance	19.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics app report.



#### **5.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

		ature range (unless on			Operating free-air temperature (T <sub>A</sub> )			
	PARAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	-40°0	to 125°C	C	UNIT
					MIN	TYP	MAX	
V <sub>IL</sub>	Data Input_Negative threshold	Data inputs, $\overline{\text{OE}}$ , DIR	1.14 V - 3.6 V	1.14 V - 3.6 V			0.3× VCCA	V
V <sub>IH</sub>	Data Input_Positive threshold	Data inputs, OE, DIR	1.14 V - 3.6 V	1.14 V - 3.6 V	0.7× VCCA			V
		I <sub>OH</sub> = -3 mA	1.14 V	1.14 V		0.9		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	High-level output	I <sub>OH</sub> = -8 mA	1.65 V	1.65 V	1.1			V
V <sub>OH</sub>	voltage (3)	I <sub>OH</sub> = -9 mA	2.3 V	2.3 V	1.8			V
		I <sub>OH</sub> = -12 mA	3 V	3 V	2.4		VCCA	
		I <sub>OL</sub> = 3 mA	1.14 V	1.14 V		0.1		
.,	Low-level output	I <sub>OL</sub> = 8 mA	1.65 V	1.65 V			0.27	V
V <sub>OL</sub>	voltage (4)	I <sub>OL</sub> = 9 mA	2.3 V	2.3 V			0.23	V
		I <sub>OL</sub> = 12 mA	3 V	3 V			0.26	
I <sub>1</sub>	Input leakage current	Data Inputs (Ax, Bx) V <sub>I</sub> = V <sub>CCI</sub> or GND	1.14 V - 3.6 V	1.14 V - 3.6 V	-1		1	μΑ
	Partial power down	A Port or B Port	0 V	0 V - 3.6 V	-5		3.6	
I <sub>off</sub>	current	$V_1 \text{ or } V_0 = 0 \text{ V} - 3.6 \text{ V}$	0 V - 3.6 V	0 V	-5		3.6	μA
I <sub>OZ</sub>	Tri-state output current <sup>(5)</sup>	A or B Port: $V_I = V_{CCI}$ or GND $V_O = V_{CCO}$ or GND $\overline{OE} = V_{IH}$	3.6 V	3.6 V	-5		5	μΑ
			1.14 V - 3.6 V	1.14 V - 3.6 V			14	
I <sub>CCA</sub>	V <sub>CCA</sub> supply current	$V_I = V_{CCI}$ or GND $I_O = 0$	3.6 V	0 V			11	μΑ
			0 V	3.6 V	-1			
			1.14 V - 3.6 V	1.14 V - 3.6 V			14	
I <sub>CCB</sub>	V <sub>CCB</sub> supply current	$V_I = V_{CCI}$ or GND $I_O = 0$	3.6 V	0 V	-1			μΑ
		10 0	0 V	3.6 V			11	
I <sub>CCA</sub> +	Combined supply current	V <sub>I</sub> = V <sub>CCI</sub> or GND I <sub>O</sub> = 0	1.14 V - 3.6 V	1.14 V - 3.6 V			22	μΑ
Ci	Control Input Capacitance	V <sub>I</sub> = 3.3 V or GND	3.3 V	3.3 V			3.9	pF
C <sub>io</sub>	Data I/O Capacitance	$\overline{\text{OE}}$ = V <sub>CCA</sub> , V <sub>O</sub> = 1.65V DC +1 MHz -16 dBm sine wave	3.3 V	3.3 V			2.7	pF

<sup>(1)</sup> 

 $V_{CCI}$  is the  $V_{CC}$  associated with the input port.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port. Tested at  $V_I = V_{IH}$ . (2) (3)

 <sup>(4)</sup> Tested at V<sub>I</sub> = V<sub>IL</sub>.
 (5) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



5.6 Switching Characteristics,  $V_{CCA}$  = 1.2 ± 0.06 V Over the recommended temperature range at  $C_L$  = 5 pF, unless otherwise indicated.

					B-Port Supply	Voltage (V <sub>CCB</sub> )			
	PARAMETER	FROM	то	1.2V ± 0.06	1.8 ± 0.15 V	2.5 ± 0.2 V	3.3 ± 0.3 V	UNIT	
				TYP	TYP	TYP	TYP		
<b>t</b> .	Propagation delay	А	В	4.5	3.0	2.5	2.5	ns	
t <sub>pd</sub>	Propagation delay	В	Α	4.5	3.0	2.5	2.5	115	
+	Disable time	ŌĒ	Α	7.5	6.5	6.0	6.0		
t <sub>dis</sub>	Disable time	ŌĒ	В	7.5	0.0	0.0	0.0	ns	
4	Enable time	ŌĒ	Α	9	7	6.5	6.5	20	
t <sub>en</sub>	Enable time	ŌĒ	В	9	7	0.5	6.5	ns	
<b>T</b>	Rise time (1)	Α	В	0.75	0.40	0.20	0.25		
T <sub>R</sub>	Rise time (*)	В	В	0.75	0.40	0.30	0.25	ns	
<b>-</b>	Fall time (1)	Α	В	0.05	0.40	0.20	0.20		
T <sub>F</sub>	raii ume 🗥	В	В	0.65	0.40	0.30	0.30	ns	
Durtu Ovala	Dutu suala vasiatias	Α	В	50	Γ0.	50	50	0/	
Duty Cycle	Duty cycle variation	В	Α	50	50	50	50	%	

<sup>(1)</sup> Rise and fall time is measured at 20% - 80%



# 5.7 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 V$

Minimum and maximum limits apply over the recommended temperature range at  $C_L$  = 15 pF and 250 Mbps, unless otherwise indicated.

				B-Port Supply Voltage (V <sub>CCB</sub> )									
	PARAMETER	FROM	то	1.3	8 ± 0.15	V	2.	.5 ± 0.2 \	/	3	.3 ± 0.3 \	,	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Propagation delay	Α	В	1.2		4.8	1.2		3.5	1.1	,	3.1	no
t <sub>pd</sub>		В	А	1.6		4.8	1.5		4.2	1.4		3.9	ns
+	Disable time	ŌĒ	А	2.5		7.0	2.5		6.5	2.5		6.5	ns
t <sub>dis</sub>	Disable time	OL	В	2.6		7.0	2.2		5.5	2.3		6.4	115
	Enable time	ŌĒ	А	1.5		6.6	1.5		6.6	1.5		6.6	ns
t <sub>en</sub>	Enable time	OE	В	1.2		5.3	1.0		4.0	1.0	,	3.7	
+	Output channel-to-	Α	В	-450		450	-300		300	-330		330	ps
t <sub>SKO</sub>	channel skew (1)	В	А	-450		450	-330		330	-300		300	ps
т	Rise time <sup>(2)</sup>	Α	В	0.49		1.35	0.40		0.95	0.35		0.80	ns
$T_R$		В	А	0.50		1.35	0.50		1.35	0.50		1.35	
T <sub>F</sub>	Fall time (2)	Α	В	0.45		1.35	0.35		0.95	0.35	,	0.80	ns
'F		В	А	0.45		1.35	0.45		1.35	0.45		1.35	
Duty	Duty cycle variation	Α	В	48	50	56	48	50	54	48	50	54	%
Cycle	Duty cycle variation	В	А	48	50	56	47	50	55	46	50	54	70
т	Rise time (2) (3)	Α	В	0.28		0.75	0.22		0.55	0.19		0.45	ns
I R_5pF	Rise time (=7 (=7	В	А	0.28		0.75	0.28		0.75	0.30	,	0.76	115
T	Fall time (2) (3)	Α	В	0.27		0.75	0.20		0.55	0.18		0.40	ns
T <sub>F_5pF</sub>	rail time (=/ (=/	В	А	0.28		0.75	0.28		0.76	0.30		0.77	115
t <sub>SKO 5</sub>	Output channel-to-	Α	В	-300		300	-270		270	-310		310	no
pF	channel skew (1) (3)	В	А	-300		300	-170		170	-180		180	ps
Duty		Α	В	49	50	54	49	50	54	48	50	54	
Cycle _5pF	Duty cycle variation (3)	В	А	49	50	54	48	50	53	48	50	53	%
t <sub>jit(pp)</sub>	Peak-to-peak jitter (250 Mbps 2 <sup>15</sup> - 1 PRBS input)	A	В	160		450	130		335	120		390	ps

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

 <sup>(1)</sup> Skew parameter also includes jitter
 (2) Rise and fall time is measured at 20% - 80%
 (3) Parameters tested under RGMII input transition (≤ 2 ns/V) rise and fall time. C<sub>LOAD</sub> = 5pF

# 5.8 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$

Minimum and maximum limits apply over the recommended temperature range at  $C_L$  = 15 pF and 250 Mbps, unless otherwise indicated.

						B-F	ort Sup	ply Volta	age (V <sub>CC</sub>	в)			
	PARAMETER	FROM	то	1.8	8 ± 0.15	V	2.	.5 ± 0.2 \	/	3.	.3 ± 0.3 \	,	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
+	Propagation delay	А	В	1.5		4.2	1.2		3.0	1.1		2.5	no
t <sub>pd</sub>		В	А	1.3		3.5	1.2		3.0	1.2		2.7	ns
+	Disable time	ŌĒ	А	1.9		4.5	1.9		4.5	1.9		4.5	ns
t <sub>dis</sub>	Disable time	OL	В	2.4		6.5	2.0		5.0	2.2		6.0	115
+	Enable time	ŌĒ	А	1.1		4.0	1.1		4.0	1.1		4.0	ns
t <sub>en</sub>		OE	В	1.2		4.7	1.0		3.5	0.9		3.0	115
+	Output channel-to-	А	В	-370		370	-200		200	-200		200	no
t <sub>SKO</sub>	channel skew (1)	В	А	-300		300	-210		210	-210		210	ps
т	Rise time (2)	А	В	0.50		1.4	0.40		1.0	0.35		0.90	ns
T <sub>R</sub>		В	А	0.40		1.0	0.40		1.0	0.40		1.0	110
T <sub>F</sub>	Fall time (2)	А	В	0.45		1.4	0.35		1.0	0.30		0.80	ns
		В	А	0.35		1.0	0.35		1.0	0.35		1.0	
Duty Cycle	Duty cycle variation	А	В	46	50	56	48	50	53	48	50	53	%
	Duty cycle variation	В	А	48	50	54	48	50	53	48	50	53	70
т	Rise time (2) (3)	А	В	0.25		0.75	0.20		0.55	0.15		0.45	no
T <sub>R_5pF</sub>	Rise time (=7 (9)	В	А	0.20		0.55	0.20		0.55	0.20		0.55	ns
_	Fall time (2) (3)	А	В	0.25		0.76	0.20		0.55	0.15		0.45	
T <sub>F_5pF</sub>	rail time (=) (9)	В	Α	0.20		0.55	0.20		0.55	0.20		0.56	ns
t <sub>SKO 5</sub>	Output Channel-to-	А	В	-235		235	-160		160	-180		180	
pF	channel skew (1) (3)	В	Α	-270		270	-160		160	-130		130	ps
Duty		А	В	48	50	53	49	50	52	48	50	52	
Cycle _5pF	Duty cycle variation (3)	В	А	49	50	54	49	50	52	49	50	52	%
t <sub>jit(pp)</sub>	Peark-to-peak jitter (250 Mbps 2 <sup>15</sup> - 1 PRBS input)	A or B	A or B	120		370	100		300	90		360	ps

 <sup>(1)</sup> Skew parameter also includes jitter
 (2) Rise and fall time is measured at 20% - 80%
 (3) Parameters tested under RGMII input transition (≤ 2 ns/V) rise and fall time. C<sub>LOAD</sub> = 5 pF



# 5.9 Switching Characteristics, $V_{CCA}$ = 3.3 ± 0.3 V

Minimum and maximum limits apply over the recommended temperature range at  $C_L$  = 15 pF and 250 Mbps, unless otherwise indicated.

				B-Port Supply Voltage (V <sub>CCB</sub> )									
	PARAMETER	FROM	то	1.8	8 ± 0.15	v	2	.5 ± 0.2 \	/	3.	.3 ± 0.3 \	,	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Propagation delay	Α	В	1.2	,	3.8	1.2		2.7	1.1		2.3	no
t <sub>pd</sub>		В	А	1.2		3.0	1.1		2.5	1.1		2.3	ns
	Disable time	ŌĒ	А	2.0		5.5	2.0		5.5	2.0		5.5	ns
t <sub>dis</sub>	Disable time	OL	В	2.2		6.0	1.8		4.5	2.0		5.5	115
	Enable time	ŌĒ	А	1.0		3.0	1.0		3.0	1.0		3.0	
t <sub>en</sub>	Enable time	OE	В	1.2	,	4.5	0.95		3.0	0.85		2.7	ns
	Output channel-to-	Α	В	-380		380	-230		230	-170		170	no
t <sub>sko</sub>	channel skew (1)	В	А	-330		330	-190		190	-165		165	ps
_	Rise time <sup>(2)</sup>	Α	В	0.50		1.3	0.40		1.0	0.35		0.90	ns
T <sub>R</sub>		В	А	0.35		0.80	0.35		0.80	0.35		0.80	
т	Fall time (2)	Α	В	0.45	,	1.3	0.35		1.0	0.35		0.80	no
T <sub>F</sub>		В	А	0.35		0.80	0.35		0.80	0.35		0.80	ns
Duty	Duty cycle variation	Α	В	46	50	54	48	50	53	48	50	52	%
Cycle	Duty cycle variation	В	А	47	50	54	47	50	53	47	50	52	70
т	Rise time (2) (3)	Α	В	0.30		0.80	0.20		0.55	0.15		0.45	ns
T <sub>R_5pF</sub>	Rise time (=) (=)	В	А	0.15		0.45	0.15		0.45	0.15		0.45	115
T	Fall time (2) (3)	Α	В	0.25		0.80	0.20		0.60	0.20		0.45	ns
T <sub>F_5pF</sub>	rail time (=/ (=/	В	А	0.15		0.40	0.15		0.45	0.20		0.45	115
t <sub>SKO_5</sub>	Output channel-to-	Α	В	-265		265	-145		145	-140		140	no
pF	channel skew (1) (3)	В	А	-310		310	-170		170	-120		120	ps
Duty		Α	В	48	50	53	49	50	52	49	50	52	
Cycle _5pF	Duty cycle variation (3)	В	А	48	50	54	48	50	52	48	50	52	%
t <sub>jit(pp)</sub>	Peark-to-peak jitter (250 Mbps 2 <sup>15</sup> - 1 PRBS input)	A or B	A or B	115		390	75		330	75		330	ps

Product Folder Links: TXV0108-Q1

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated


<sup>(1)</sup> 

Skew parameter also includes jitter Rise and fall time is measured at 20% - 80% Parameters tested under RGMII input transition ( $\leq$  2 ns/V) rise and fall time.  $C_{LOAD}$  = 5 pF




#### 5.10 Typical Characteristics

 $T_A = 25^{\circ}C$  (unless otherwise noted)





#### 5.10 Typical Characteristics (continued)



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




#### **6 Parameter Measurement Information**

## 6.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f = 1MHz
- $Z_O = 50\Omega$
- Δt/ΔV ≤ 1ns/V




C<sub>L</sub> includes probe and jig capacitance.

Figure 6-1. Load Circuit


**Table 6-1. Load Circuit Conditions** 

	Parameter	V <sub>cco</sub>	R <sub>L</sub>	CL	S <sub>1</sub>	V <sub>TP</sub>
t <sub>pd</sub>	Propagation (delay) time	1.14V – 3.6V	2kΩ	15pF	Open	N/A
t <sub>en</sub> , t <sub>dis</sub>	Enable time, disable time	1.14V – 3.6V	2kΩ	15pF	2 × V <sub>CCO</sub>	0.15V
t <sub>en</sub> , t <sub>dis</sub>	Enable time, disable time	1.14V - 3.6V	2kΩ	15pF	GND	0.15V



- 1. The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .
- 2.  $V_{OH}$  and  $V_{OL}$  are typical output voltage levels that occur with specified  $R_L$ ,  $C_L$ , and  $S_1$


Figure 6-2. Propagation Delay



1.  $V_{OH}$  and  $V_{OL}$  are typical output voltage levels that occur with specified  $R_L$ ,  $C_L$ , and  $S_1$ 

Figure 6-3. Input and Output Rise and Fall Time





- A. Output waveform on the condition that input is driven to a valid Logic Low.
- B. Output waveform on the condition that input is driven to a valid Logic High.
- C.  $V_{CCO}$  is the supply pin associated with the output port.
- D.  $V_{OH}$  and  $V_{OL}$  are typical output voltage levels with specified  $R_L$ ,  $C_L$ , and  $S_1$ .

Figure 6-4. Enable Time And Disable Time

#### 7 Detailed Description

#### 7.1 Overview

The TXV0108-Q1 is an 8-bit translating transceiver that uses two individually configurable power-supply rails. The device is operational with both  $V_{CCA}$  and  $V_{CCB}$  supplies as low as 1.14V and as high as 3.6V. Additionally, the device can be used as a buffer with  $V_{CCA} = V_{CCB}$ . The Ax port is designed to track  $V_{CCA}$ , and the Bx port is designed to track  $V_{CCB}$ .

The TXV0108-Q1 device is designed for asynchronous communication between data buses, and transmits data from the A bus to the B bus or from the B bus to the A bus based on the logic level of the direction-control input (DIR). The output-enable input  $(\overline{OE})$  is used to disable the outputs so the buses are effectively isolated. The control pins of the TXV0108-Q1 (DIR and  $\overline{OE}$ ) are referenced to  $V_{CCA}$ . To enable the high-impedance state of the level shifter I/Os during power up or power down, the  $\overline{OE}$  pin should be tied to  $V_{CCA}$  through a pullup resistor.

This device is fully specified for partial-power-down applications using the I<sub>off</sub> current. The I<sub>off</sub> protection circuitry prevents excessive current from being drawn from or sourced into an input, output, or I/O while the device is powered down.

#### 7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram of the TXV0108-Q1

#### 7.3 Feature Description

#### 7.3.1 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

#### 7.3.2 Partial Power Down (Ioff)

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I<sub>off</sub> in the *Electrical Characteristics*.

#### 7.3.3 V<sub>CC</sub> Isolation and V<sub>CC</sub> Disconnect (I<sub>off-float</sub>)

This device has 2 features ( $V_{CC}$  Isolation and  $V_{CC}$  Disconnect), which prevents current backflow in case the device is powered down unexpectedly.  $V_{CC}$  Isolation occurs when one of the supplies is kept at (or goes to) zero during normal operation, no current will be consumed by the supply that is maintained. This scenario forces all I/Os to be High-Z.  $V_{CC}$  Disconnect occurs when one of the supplies is left floating (disconnects) after ramping up, the I/Os are forced into High-Z without consuming any current from the maintained supply. In both cases, the I/Os will enter a high-impedance state when either supply ( $V_{CCA}$  or  $V_{CCB}$ ) is < 100mV or left floating, while the other supply is still connected to the device. See Figure 7-2 for a visual representation.

The maximum supply current is specified by  $I_{CCx}$ , while  $V_{CCx}$  is floating, in the *Electrical Characteristics*. The maximum leakage into or out of any I/O pin on the device is specified by  $I_{off(float)}$  in the *Electrical Characteristics*.

1) If Vcca is either at 0V or 2) Then I/Os become Hi-Z while disconnected while VccB is stable not consuming current on VccB




Figure 7-2. V<sub>CC</sub> Disconnect and V<sub>CC</sub> Isolation Feature

#### 7.3.4 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

#### 7.3.5 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as shown in Figure 7-3

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




Figure 7-3. Electrical Placement of Clamping Diodes for Each Input and Output

#### 7.3.6 Fully Configurable Dual-Rail Design

Both the  $V_{CCA}$  and  $V_{CCB}$  pins can be supplied at any voltage from 1.14V to 3.6V, making the device an excellent choice for translating between any of the voltage nodes (1.2V, 1.8V, 2.5V, and 3.3V).

#### 7.3.7 Supports Timing Sensitive Translation

The TXV0108-Q1 can support high data rate applications. The translated signal data rate can support up to 500Mbps when the signal is translated from 1.65V to 3.6V. For the device to meet RGMII 2.0 timing specifications (rise or fall time, skew, and duty cycle distortion) the data rate will need to be lowered to 250Mbps.

#### 7.3.8 Wettable Flanks

Wettable flanks improve side wetting after soldering which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in the figure. For additional details, see the mechanical drawing.




Figure 7-4. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

#### 7.3.9 Integrated Damping Resistor and Impedance Matching

The TXV0108-Q1 features a  $10\Omega$  integrated damping resistor to help minimize signal reflections on the rising and falling edges. If impedance matching with a  $50\Omega$  load is required, then a series resistor will be needed. Since the output impedance of the device will vary with the output voltage, (V<sub>CCB</sub> when DIR = High or V<sub>CCA</sub> when DIR = Low) Table 7-1 provides the recommended resistor values needed to impedance match a  $50\Omega$  load.

Table 7-1. Series Resistor Values for 50Ω Impedance Matching

Output Voltage	Output Voltage 1.2V		2.5V	3.3V		
Series Resistor	53Ω	25Ω	30Ω	32Ω		

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



#### 7.4 Device Functional Modes

**Table 7-2. Function Table** 

CONTROL	. INPUTS (1)	PORT S	TATUS	OPERATION
ŌĒ	DIR	R A PORT B POR		OPERATION
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	Н	Input (Hi-Z)	Output (Enabled)	A data to B bus
Н	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

(1) Input circuits of the data I/Os are always active and should be kept at a valid logic level.

#### 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The TXV0108-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The TXV0108-Q1 device is an excellent choice for use in applications where a push-pull driver is connected to the data I/Os. The maximum data rate can be up to 500Mbps when device translates a signal from 1.65V to 3.6V.

#### 8.2 Typical Application




Figure 8-1. RGMII Application (Interfacing between MAC and PHY)

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

**Table 8-1. Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUES						
Input voltage range	1.65V to 3.6V						
Output voltage range	1.65V to 3.6V						
Frequency	125MHz						
Load Capacitance	5pF						
Input Transition Rise/Fall Time	≤ 2ns/V						

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range:
  - Use the supply voltage of the device that is driving the TXV0108-Q1 device to determine the input voltage range. For a valid logic-high, the value must exceed the positive-going input-threshold voltage (V<sub>t-</sub>) of the input port. For a valid logic low the value must be less than the negative-going input-threshold voltage (V<sub>t-</sub>) of the input port.
- Output voltage range:
  - Use the supply voltage of the device that the TXV0108-Q1 device is driving to determine the output voltage range.
- · RGMII timing:
  - For the TXV0108-Q1 to meet RGMII timing specifications, parameters like frequency, C<sub>LOAD</sub> and input rise/fall transition have to be met. Ensure each channel does not exceed a maximum frequency of 125MHz, use a C<sub>LOAD</sub> no greater than 5pF, and use an input rise/fall slew rate no greater than 2ns/V.

#### 8.2.3 Application Curves




Figure 8-2. Up Translation (1.8V to 3.3V)  $C_{LOAD}$  = 15pF at 2.5MHz

#### 8.3 System Examples

#### 8.3.1 Solving Power Sequencing Challenges with the TXV0108-Q1

The TXV0108-Q1 not only solves voltage mismatch between interfaces but also solves power sequencing challenges. As shown in Figure 8-3, a multi-core RGMII system with an Ethernet switch may be present in some Ethernet applications. In other applications, there may be a standard Ethernet interface with one MAC and PHY. In either case, it is necessary to power up each device properly. This will prevent the I/O pins from powering up before the core blocks, which can cause in-rush current during power up or bus contention and other malfunctions.

Submit Document Feedback






Figure 8-3. Multi-Core RGMII Communication

Low Dropout (LDO) devices are a common way to power up devices, but they do not provide any power sequencing features. As shown in Figure 8-4, before the 1.8V can be applied to the MAC, the input of the LDO will need to come up first. This will result in the PHY powering up which can lead to in-rush current flowing into the MAC I/O pins.




Figure 8-4. Residual Current Flowing Into MAC I/O Pins After PHY is Powered Up

With the TXV0108-Q1 supporting the  $I_{off-float}$  feature, in-rush current from improper power sequencing can be prevented. When either power supply pin is at 0V or below 100mV, the I/O pins become high impedance until both pins go above 100mV. The high impedance state will prevent any in-rush current from flowing to the opposite side.




Figure 8-5. Using the TXV0108-Q1 for Power Isolation

For additional information on the TXV0108-Q1 and power isolation use cases, see the *Solving Power Sequencing Challenges for Ethernet RGMII Communications* application note.

#### 8.4 Power Supply Recommendations

The TXV0108-Q1 uses two separate configurable power supply rails ( $V_{CCA}$  and  $V_{CCB}$ ). The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$ , respectively, allowing for low-voltage translation between any of the 1.2V, 1.8V, 2.5V and 3.3V voltage nodes.

 $V_{CCA}$  supplies the output-enable  $\overline{OE}$  input circuit in this design. When the  $\overline{OE}$  input is high, all outputs are placed in the high-impedance state. To put the outputs in a high-impedance state during power up or power down, tie the  $\overline{OE}$  input pin to  $V_{CCA}$  through a pullup resistor and do not be enable it until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The current-sinking capability of the driver determines the minimum value of the pullup resistor to  $V_{CCA}$ .

#### 8.5 Layout

#### 8.5.1 Layout Guidelines

For device reliability, following common printed-circuit board layout guidelines are recommended:

- · Use short trace lengths to avoid excessive loading.
- Use bypass capacitors on the power supply pins and place them as close to the device as possible.
- A 0.1μF bypass capacitor is recommended, but transient performance can be improved by having both 1μF and 0.1μF capacitors in parallel with the smallest value capacitor placed closest to the power pin.
- The high drive capability of this device creates fast edges into light loads. Routing and load conditions should be considered to prevent ringing.

#### 8.5.2 Layout Example




Figure 8-6. Layout Example - TXV0108-Q1

Product Folder Links: TXV0108-Q1

bmit Document Feedback

22

# 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

 Texas Instruments, Solving Power Sequencing Challenges for Ethernet RGMII Communications application note

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Ethernet® is a registered trademark of Xerox Corporation.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

and the second of the second o

Changes from Revision A (December 2023) to Revision B (April 2024)	Page
Added 1.14V Test Conditions to Recommended Operating Conditions Table	5
Added 1.14V Test Conditions to Electrical Characteristics Table	6
Added 1.2V Switching Characteristics Table	7

# Changes from Revision \* (July 2023) to Revision A (December 2023) Page Changed status of data sheet from Advanced Information to Production Data

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 17-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TXV0108QWRGYRQ1	ACTIVE	VQFN	RGY	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TV108Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TXV0108-Q1:

# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Apr-2024

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Feb-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXV0108QWRGYRQ1	VQFN	RGY	24	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 20-Feb-2024




#### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TXV0108QWRGYRQ1	VQFN	RGY	24	3000	367.0	367.0	35.0	

5.5 x 3.5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated