







UC3842A, UC3843A, UC3844A, UC3845A SLUS224G - SEPTEMBER 1994 - REVISED JULY 2022



# **UCx84xA Current-Mode PWM Controller**

#### 1 Features

- Optimized for Off-Line and DC-DC Converters
- Low Start-Up Current (< 0.5 mA)
- **Trimmed Oscillator Discharge Current**
- **Automatic Feedforward Compensation**
- Pulse-by-Pulse Current Limiting
- **Enhanced Load Response Characteristics**
- Undervoltage Lockout With Hysteresis
- **Double Pulse Suppression**
- **High-Current Totem Pole Output**
- Internally-Trimmed Bandgap Reference
- Up to 500-kHz Operation
- Create a Custom Design Using the UCx84xA With the WEBENCH® Power Designer

# 2 Applications

- Switch Mode Power Supplies (SMPS)
- **DC-DC Converters**
- **Power Modules**
- Industrial PSU
- **Battery Operated PSU**

## 3 Description

The UCx84xA family of control devices is a pin-for-pin compatible improved version of the UCx84x family. Providing the necessary features to control currentmode or switched-mode power supplies, this family of devices has many improved features: startup current is less than 0.5 mA, oscillator discharge is trimmed to 8.3 mA, and during UVLO, the output stage can sink at least 10 mA at less than 1.2 V for  $\rm V_{\rm CC}$  over 5 V.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
UC1842A, UC1843A,	CDIP (8)	6.67 mm × 9.60 mm					
UC1844A, UC1845A	LCCC (20)	8.89 mm × 8.89 mm					
UC2843A	PLCC (20)	8.96 mm × 8.96 mm					
UC2842A. UC2843A.	PDIP (8)	6.35 mm × 9.81 mm					
UC2844A, UC2845A,	SOIC (8)	3.91 mm × 4.90 mm					
UC3842A, UC3843A,	SOIC (14)	3.91 mm × 8.65 mm					
UC3844A, UC3845A	SOIC (16)	7.50 mm × 10.30 mm					

For all available packages, see the orderable addendum at the end of the data sheet.

#### **Device Comparison Table**

DEVICE	UVLO ON	UVLO OFF	MAX DUTY CYCLE					
UC1842A	16 V	10 V	<100%					
UC1843A	8.4 V	7.6 V	<100%					
UC1844A	16 V	10 V	<50%					
UC1845A	8.4 V	7.6 V	<50%					



Simplified Application Diagram



# **Table of Contents**

	atures		Application Information	
2 Ap	plications		2 Typical Application	
	scription	1 9 Po	wer Supply Recommendations	<mark>20</mark>
	vision History		ayout	
	n Configuration and Functions		.1 Layout Guidelines	
	ecifications		.2 Layout Example	
	1 Absolute Maximum Ratings		evice and Documentation Support	
	2 ESD Ratings		.1 Device Support	
	3 Recommended Operating Conditions		.2 Documentation Support	
6.4	4 Thermal Information		.3 Related Links	
	5 Electrical Characteristics		.4 Receiving Notification of Documentation	
	6 Typical Characteristics		.5 Support Resources	
	tailed Description		.6 Trademarks	
	1 Overview		.7 Electrostatic Discharge Caution	
	2 Functional Block Diagram		.8 Glossary	24
	3 Feature Description		lechanical, Packaging, and Orderable	
	4 Device Functional Modes plication and Implementation		formation	24
4 R	evision History			
	ΓE: Page numbers for previous revisions nges from Revision F (October 2017) t			Page
	Jpdated the numbering format for tables,			
• A	Added WEBENCH links in three places, Focumentation Support	ed Application Dia the UC284xA cha the UC384xA cha the UC384xA cha e correct equation ed equation	agramanged from 125°C to 85°Canged from -40°C to 0°Canged from 85°C to 70°Cn.	
	nges from Revision D (July 2011) to R	<u>`                                </u>	•	Page
s F F	Added Applications section, Device Information, Detailed Description section, Applecommendations section, Layout section Packaging, and Orderable Information section Table; see Food of the Packaging of the Packaging Information Table; see Food of the Packaging Information Inform	ication and Implei , Device and Doc tion	mentation section, Power Supply cumentation Support section, and Me	chanical, 1
	nges from Revision C (August 2010) to			Page
	Changed Absolute Maximum ratings table			5 ———
Cha	nges from Revision B (September 200	9) to Revision C	(August 2010)	Page
• 0	Corrected I <sub>SINK</sub> voltage			6

# **5 Pin Configuration and Functions**




Figure 5-1. CDIP, PDIP, and SOIC Packages, 8-Pin JG, P, and D (Top View)




Figure 5-2. LCCC and PLCC Packages, 20-Pin FK and FN (Top View)




Figure 5-3. SOIC Package, 14-Pin D (Top View)




Figure 5-4. SOIC Package, 16-Pin DW (Top View)



## **Table 5-1. Pin Functions**

PIN						
		N	0.		-	
NAME	CDIP (8), PDIP (8), SOIC (8)	LCCC (20), PLCC (20)	SOIC (14)	SOIC (16)	I/O	DESCRIPTION
СОМР	1	2	1	3	0	Outputs the low impedance 1-MHz internal error amplifier that is also the input to the peak current limit or PWM comparator, with an open-loop gain (AVOL) of 80 dB. This pin is capable of sinking a maximum of 6 mA and is not internally current limited.
FB	2	5	3	4	I	Input to the error amplifier that can be used to control the power converter voltage-feedback loop for stability.
GND	5	13	9	11	_	This is the controller signal ground.
ISENSE	3	7	5	5	I	Input to the peak current limit, PWM comparator of the UCx84xA controllers. When used in conjunction with a current sense resistor, the error amplifier output voltage controls the power systems cycle-by-cycle peak current limit. The maximum peak current sense signal is internally clamped to 1 V. See Section 7.2.
OUTPUT	6	15	10	12	0	Output of 1-A totem pole gate driver. This pin can sink and source up to 1 A of gate driver current. A gate driver resistor must be used to limit the gate driver current.
PGND	_	12	8	10	_	Power ground and the gate driver return. For devices that have this pin, star grounding techniques can be used to redirect the gate driver current away from the signal ground pin (GND). This technique can reduce PWM controller instabilities caused by gate driver return current.
RT/CT	4	10	7	6	I	Input to the internal oscillator that is programmed with an external timing resistor (RT) and timing capacitor (CT). See Section 7.3.5 for information on properly selecting these timing components. TI recommends using capacitance values from 470 pF to 4.7 nF. TI also recommends that the timing resistor values chosen be from 5 k $\Omega$ to 100 k $\Omega$ .
VC	_	17	11	_	I	Bias input to the gate driver. For PWM controllers that do not have this pin, the gate driver is biased from the VCC pin. This pin must have a biasing capacitor that is at least 10 times greater than the gate capacitance of the main switching FET used in the design.
VCC	7	18	12	13, 14	I	Bias input to the gate driver. This pin must have a biasing capacitor that is at least 10 times greater than the gate capacitance of the main switching FET used in the design.
VREF	8	20	14	15	0	Reference voltage output of the PWM controller. This pin must supply no more than 10 mA under normal operation. This output is short-circuit protected at roughly 100 mA. This reference is also used for internal comparators and needs a high frequency bypass capacitor of 1 µF. The VCC capacitor also must be at least 10 times greater than the capacitor on the VREF pin.
NC	_	1, 3, 4, 6, 8, 9, 11, 14, 16, 19	2, 4, 6, 13	1, 2, 7, 8, 9, 16	_	No connection

## **6 Specifications**

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage (low impedance source)	VCC pin		30	V
Output current, I <sub>OUT</sub>			±1	Α
Output energy (capacitive load)			5	μJ
Analog inputs		-0.3	6.3	V
Maximum negative voltage	All pins	-0.3		V
Differential voltage between VC and VCC	VC pin	-0.3		V
Error amplifier output sink current, I <sub>COMP</sub>			10	mA
Power dissipation at T <sub>A</sub> ≤ 25°C			1	W
Lead temperature (soldering, 10 s)			300	°C
Junction temperature, T <sub>J</sub>		-55	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 6.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V Floatroctatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Bias supply voltage	VCC pin		11		V
$V_{FB}$ , $V_{RC}$ , $V_{VFB}$	Voltage on analog pins	FB, ISENSE, and RT/CT pins	-0.1		5	V
V <sub>OUT</sub>	Gate driver output voltage		-0.1		V <sub>CC</sub>	V
I <sub>VCC</sub>	Supply bias current				25	mA
I <sub>VREF</sub>	Output current	VREF pin			10	mA
f <sub>OSC</sub>	Oscillator frequency				500	kHz
		UC184xA	-55		125	
T <sub>A</sub>	Operating free-air temperature	UC284xA	-40		85	°C
		UC384xA	0		70	

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **6.4 Thermal Information**

		UC1	84xA	UC2843A		UC284x	A, UC384xA		
1	THERMAL METRIC <sup>(1)</sup>	JG (CDIP)	FK (LCCC)	FN (PLCC)	P (PDIP)	D (SOIC)	D (SOIC)	DW (SOIC)	UNIT
		8 PINS	20 PINS	20 PINS	8 PINS	8 PINS	14 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	_	_	56.7	53.4	104.3	77.9	73.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	64	36.2	34.6	46.4	46.8	35.8	35	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	92.5	35.4	21.8	30.7	45.3	32.5	38.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	_	_	10.4	16.8	6	6.6	9.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	_	_	21.5	30.6	44.6	32.2	37.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	15.1	4.1	_	_	_	_	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

Unless otherwise stated, these specifications apply for  $T_A = -55^{\circ}\text{C}$  to 125°C (UC184xA),  $T_A = -40^{\circ}\text{C}$  to 125°C (UC284xAQ),  $T_A = -40^{\circ}\text{C}$  to 85°C (UC284xA),  $T_A = 0^{\circ}\text{C}$  to 70°C (UC384xA);  $T_A = T_J$ ;  $V_{CC} = 15 \text{ V}^{(4)}$ ;  $R_T = 10 \text{ k}\Omega$ ;  $C_T = 3.3 \text{ nF}$ .

PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
REFERENCE						
Output voltage	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1 mA	UC184xA, UC284xA	4.95	5	5.05	V
Output voltage	1j - 25 C, 1 <sub>0</sub> - 1 111A	UC384xA	4.9	5	5.1	V
Line regulation	12 ≤ V <sub>IN</sub> ≤ 25 V			6	20	mV
Load regulation	1 ≤ I <sub>O</sub> ≤ 20 mA			6	25	mV
Temperature stability	See (1) (6)			0.2	0.4	mV/°C
Total autaut variation	Line Lead Temperature	UC184xA, UC284xA	4.9		5.1	V
Total output variation	Line, Load, Temperature	UC384xA	4.82		5.18	V
Output noise voltage	10 Hz ≤ f ≤ 10 kHz; T <sub>J</sub> = 2	25°C <sup>(1)</sup>		50		μV
Long-term stability	T <sub>A</sub> = 125°C, 1000 hrs <sup>(1)</sup>			5	25	mV
Output short circuit			-30	-100	-180	mA
OSCILLATOR					'	
Initial accuracy	$T_J = 25^{\circ}C^{(5)}$		47	52	57	kHz
Voltage stability	12 ≤ V <sub>CC</sub> ≤ 25 V			0.2%	1%	
Temperature stability	$T_{MIN} \le T_A \le T_{MAX}$ (1)			5%		
Amplitude	V <sub>RT/CT</sub> peak to peak <sup>(1)</sup>	V <sub>RT/CT</sub> peak to peak <sup>(1)</sup>		1.7		V
	$T_J = 25^{\circ}C, V_{RT/CT} = 2 V^{(7)}$		7.8	8.3	8.8	
Discharge current	V - 2 V(7)	UC184xA, UC284xA	7.5		8.8	mA
	V <sub>RT/CT</sub> = 2 V <sup>(7)</sup>		7.6		8.8	

## **6.5 Electrical Characteristics (continued)**

Unless otherwise stated, these specifications apply for  $T_A = -55^{\circ}\text{C}$  to 125°C (UC184xA),  $T_A = -40^{\circ}\text{C}$  to 125°C (UC284xAQ),  $T_A = -40^{\circ}\text{C}$  to 85°C (UC284xA),  $T_A = 0^{\circ}\text{C}$  to 70°C (UC384xA);  $T_A = T_A$ ;  $V_{CC} = 15 \text{ V}^{(4)}$ ;  $R_T = 10 \text{ k}\Omega$ ;  $C_T = 3.3 \text{ nF}$ .

	$40^{\circ}$ C to $85^{\circ}$ C (UC284xA), $T_{A} = 0$ PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
ERROF	R AMPLIFIER						
			UC184xA, UC284xA	2.45	2.5	2.55	.,
	Input voltage	$V_{COMP} = 2.5 V$	UC384xA	2.42	2.5	2.58	V
	In worth the comment			,	-0.3	-1	
	Input bias current				-0.3	-2	μA
A <sub>VOL</sub>	Open-loop gain	$2 \le V_O \le 4 V$		65	90		dB
	Unity gain bandwidth	$T_J = 25^{\circ}C^{(1)}$		0.7	1		MH
CMRR	Common mode rejection ratio	12 ≤ V <sub>CC</sub> ≤ 25 V		60	70		dB
	Output sink current	V <sub>FB</sub> = 2.7 V, V <sub>COMP</sub> =	: 1.1 V	2	6		mA
	Output source current	V <sub>FB</sub> = 2.3 V, V <sub>COMP</sub> =	: 5 V	-0.5	-0.8		mA
	V <sub>OUT</sub> high	V <sub>FB</sub> = 2.3 V, R <sub>L</sub> = 15	kΩ to ground	5	6		V
	V <sub>OUT</sub> low	V <sub>FB</sub> = 2.7 V, R <sub>L</sub> = 15	kΩ to VREF		0.7	1.1	V
CURRE	ENT SENSE					1	
	Gain	See (2) (3)		2.85	3	3.15	V/V
	Maximum input signal	$V_{COMP} = 5 V^{(2)}$		0.9	1	1.1	V
PSRR	Power supply rejection ratio	12 ≤ V <sub>CC</sub> 25 V <sup>(2)</sup>			70		dB
	Input bias current				-2	-10	μΑ
	Delay to output	$V_{ISENSE} = 0 \text{ to } 2 V^{(1)}$			150	300	ns
OUTPL	JT		-			-	
	Outrottless	I <sub>SINK</sub> = 20 mA			0.1	0.4	
	Output low level	I <sub>SINK</sub> = 200 mA			15	2.2	V
	Out at hint land	I <sub>SOURCE</sub> = 20 mA		13	13.5		
	Output high level	I <sub>SOURCE</sub> = 200 mA		12	13.5		V
	Rise time	$T_J = 25^{\circ}C, C_L = 1 \text{ nF}$	(1)		50	150	ns
	Fall time	T <sub>J</sub> = 25°C, C <sub>L</sub> = 1 nF	(1)		50	150	ns
	UVLO saturation	V <sub>CC</sub> = 5 V, I <sub>SINK</sub> = 10	mA		0.7	1.2	V
UNDEF	RVOLTAGE LOCKOUT	1	<u> </u>			1	
		UC1842A, UC1844A	, UC2842A, and UC2844A	15	16	17	
	Start threshold	UC3842A and UC384	44A	14.5	16	17.5	V
		UCx843A and UCx84	15A	7.8	8.4	9	
		UC1842A, UC1844A	, UC2842A, and UC2844A	9	10	11	
	Minimum operation voltage after turnon	UC3842A and UC38	44A	8.5	10	11.5	V
	turiori	UCx843A and UCx84	15A	7	7.6	8.2	
PWM							
		UCx842A, UCx843A		94%	96%	100%	
	Maximum duty cycle	UCx844A, UCx845A		47%	48%	50%	
	Minimum duty cycle					0%	
TOTAL	STANDBY CURRENT	1		<del>,</del>			
	Start-up current				0.3	0.5	mA
	Operating supply current	V <sub>FB</sub> = V <sub>ISENSE</sub> = 0 V			11	17	m/
	V <sub>CC</sub> Zener voltage	I <sub>CC</sub> = 25 mA		30	34		V


<sup>(1)</sup> Ensured by design, but not 100% production tested.

<sup>(2)</sup> Parameter measured at trip point of latch with  $V_{FB} = 0$ .

<sup>(3)</sup> Gain defined as: A =  $\Delta V_{COMP} / \Delta V_{ISENSE}$ ;  $0 \le V_{ISENSE} \le 0.8 \text{ V}$ .

- (4) Adjust V<sub>CC</sub> above the start threshold before setting at 15 V.
- (5) Output frequency equals oscillator frequency for the UC1842A and UC1843A. Output frequency is one half oscillator frequency for the UC1844A and UC1845A.
- (6) Temperature stability, sometimes referred to as *average temperature coefficient*, is described by: Temperature stability = (V<sub>REF(max)</sub> V<sub>REF(min)</sub>) / (T<sub>J(max)</sub> T<sub>J(min)</sub>). V<sub>REF(min)</sub> and V<sub>REF(min)</sub> are the maximum and minimum reference voltage measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.
- (7) This parameter is measured with R<sub>T</sub> = 10 kΩ to V<sub>REF</sub>. This contributes approximately 300 μA of current to the measurement. The total current flowing into the RT/CT pin is approximately 300 μA higher than the measured value.

## **6.6 Typical Characteristics**







Figure 6-2. Error Amplifier Open-Loop Frequency Response

## 7 Detailed Description

### 7.1 Overview

The UCx84xA family of fixed-frequency pulse-width-modulator (PWM) controllers are designed to operate at switching frequencies of 500 kHz. These controllers are designed for peak current mode (PCM) and can be used in isolated and non-isolated power supply designs. These controllers can drive FETs directly from the output, which is capable of sourcing and sinking up to 1 A of gate driver current. These devices also have a built-in low-impedance amplifier that can be used in non-isolated designs to control the power supply output voltage and feedback loop.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Pulse-by-Pulse Current Limiting

Pulse-by-pulse limiting is inherent in the current mode control scheme. An upper limit on the peak current can be established by simply clamping the error voltage. Accurate current limiting allows optimization of magnetic and power semiconductor elements while ensuring reliable supply operation.

#### 7.3.2 Current Sense Circuit

Peak current (I<sub>S</sub>) is determined by Equation 1:

$$I_{S(max)} \times \frac{1V}{R_S}$$
 (1)

A small RC filter may be required to suppress switch transients.






Figure 7-1. Current Sense Circuit Diagram

# 7.3.3 Error Amplifier Configuration

The error amplifier can source up to 0.8 mA, and sink up to 6 mA.




Figure 7-2. Error Amplifier Configuration Diagram

#### 7.3.4 Undervoltage Lockout

The UCx84xA devices feature undervoltage lockout protection circuits for controlled operation during power-up and power-down sequences. Undervoltage lockout thresholds for the UCx842A, UCx843A, UCx844A, and UCx845A devices are optimized for two groups of applications: off-line power supplies and DC-DC converters. With a wider VCC<sub>ON</sub> to VCC<sub>OFF</sub> range, the UCx842A and UCx844A devices are ideally suited to off-line AC input applications. The UCx843A and UCx845A controllers have a much narrower VCC<sub>ON</sub> to VCC<sub>OFF</sub> hysteresis and may be used in DC to DC applications where the input is considered regulated.

During UVLO the IC draws typically 0.3 mA of supply current. This VCC current is considerable less than the UCx84x family and results in lower power drawn from the line. The reduced start-up current is of particular concern in off-line supplies where the IC is *powered-up* from the high-voltage DC rail, then bootstrapped to an auxiliary winding on the main transformer. Power is then dissipated in the start-up resistor which is sized by the IC's start-up current. Lowering this by 50% in the UCx84xA version family, as compared to the UCx84x family, reduces the resistors power loss by the same percentage. Once crossing the turnon threshold the IC supply current increases typically to about 11 mA, During undervoltage lockout, the UCx84xA series of devices prevent the power MOSFET from parasitically turning on due to the *Miller* effect at power-up. This improved design to the lower totem-pole transistor's operation during undervoltage lockout allows the IC to sink higher currents, up to 10 mA, at saturation voltages as low as 0.7 V, compared to the UCx84x devices which would only sink up to 0.2 mA under the same conditions.








Figure 7-3. Undervoltage Lockout

### 7.3.5 Oscillator







Precision operation at high frequencies with an accurate maximum duty cycle, see Figure 7-5, can now be obtained with the UCx84xA family of devices due to its trimmed oscillator discharge current. This nullifies the effects of production variations in the initial discharge current or dead time. Previous versions of the UCx84x devices had greater than a 2:1 oscillator discharge current range and resulted in less reliable maximum duty cycle programming.

A fraction of the oscillator ramp can be resistively summed with the current sense signal, to provide slope compensation for converters requiring duty cycles over 50%. Capacitor C forms a filter with R2 to suppress the leading-edge switch spikes.

#### 7.4 Device Functional Modes

## 7.4.1 Normal Operation

The IC can be used in peak current mode (PCM) control or voltage mode (VM) control. When the converter is operating in PCM, the voltage amplifier output will regulate the converter's peak current and duty cycle. When the IC is used in VM control, the voltage amplifier output will regulate the power converter's duty cycle. The regulation of the system's peak current and duty cycle can be achieved with the use of the integrated error amplifier and external feedback circuitry.

## 7.4.2 Undervoltage Lockout (UVLO) Start-Up

During system start-up, VCC voltage starts to rise from 0. Before the VCC voltage reaches its corresponding start threshold, the IC is operating in UVLO mode. After the UVLO turn start-up threshold is met the device will become active and the reference will come up to 5 V.

#### 7.4.3 UVLO Turnoff Mode

If the bias voltage to VCC drops below the UVLO minimum operating voltage, PWM switching stops and the reference will become inactive, returning to 0 V. The device can be restarted by applying a voltage greater than the UVLO start threshold to the VCC pin.



## 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The UCx84xA controllers are peak-current mode pulse-width modulators. These controllers have an onboard amplifier and can be used in isolated or nonisolated power supply designs. There is an onboard totem-pole gate driver capable of delivering 1 A of peak current. This is a high-speed PWM capable of operating at switching frequencies up to 500 kHz.

# 8.2 Typical Application

A typical application for the UC3842A in an off-line flyback converter is shown in Figure 8-1. The UC3842A uses an inner current control loop that contains a small current sense resistor which senses the primary inductor current ramp. This current sense resistor transforms the inductor current waveform to a voltage signal that is input directly into the primary side PWM comparator. This inner loop determines the response to input voltage changes. An outer voltage control loop involves comparing a portion of the output voltage to a reference voltage at the input of an error amplifier. When used in an off-line isolated application, the voltage feedback of the isolated output is accomplished using a secondary-side error amplifier and adjustable voltage reference, such as the TL431. The error signal crosses the primary to secondary isolation boundary using an opto-isolator whose collector is connected to the VREF pin and the emitter is connected to FB. The outer voltage control loop determines the response to load changes.




Figure 8-1. Typical Flyback Application Circuit

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters.

**Table 8-1. Design Parameters** 

	PARAMETER	MIN	TYP	MAX	UNIT				
INPUT CH	NPUT CHARACTERISTICS								
V <sub>IN</sub>	Input voltage (RMS)	85		265	V				
f <sub>LINE</sub>	Line frequency	47		63	Hz				
OUTPUT (	CHARACTERISTICS								
V <sub>OUT</sub>	Output voltage	11.75	12	12.25	V				
	Output ripple voltage	,	50		$mV_PP$				
I <sub>OUT</sub>	Output current		4	4.33	Α				
	Load step	11.75		12.25	V				
SYSTEMS	SYSTEMS CHARACTERISTICS								
η	Maximum load efficiency	86%							

#### 8.2.2 Detailed Design Procedure

## 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the UCx84xA device with the WEBENCH® Power Designer.

- Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 UC2842A Design Procedure

This application design procedure shows how to setup and use the UC2842A peak current mode controller in an offline flyback converter, with universal input to a 12-V, 48-W regulated output.

Setting up and designing with the UC2842A peak current mode controller in a continuous mode flyback application requires knowing some things about the power stage. First, calculate the required input bulk capacitance ( $C_{IN}$ ) based on output power level ( $P_{OUT}$ ), efficiency ( $\eta$ ), minimum input voltage ( $V_{IN(min)}$ ), line frequency ( $f_{LINE}$ ) and minimum bulk voltage. For this design example let  $V_{BULK(min)}$  = 95 V.

$$V_{\text{INripple}} = \frac{2 \times \frac{P_{\text{OUT}}}{\eta} \times \left[ 0.25 + \frac{1}{\pi} \times \arcsin \left( \frac{V_{\text{BULK(min)}}}{\sqrt{2} \times V_{\text{IN(min)}}} \right) \right]}{\left( 2 \times V_{\text{IN(min)}}^2 - V_{\text{BULK(min)}}^2 \right) \times f_{\text{LINE}}}$$
(2)

$$C_{IN} = \frac{2 \times \frac{P_{OUT}}{\eta} \times \left[ 0.25 + \frac{1}{\pi} \times \arcsin \left( \frac{V_{BULK(min)}}{\sqrt{2} \times V_{IN(min)}} \right) \right]}{\left( 2 \times V_{IN(min)}^2 - V_{BULK(min)}^2 \right) \times f_{LINE}} \approx 180 \ \mu F$$
(3)



The output capacitor ( $C_{OUT}$ ) is sized so the output voltage does not droop more than 10% during a large-signal transient response. The voltage-loop crossover frequency ( $f_C$ ) is estimated to be 2.5 kHz at this point in the design.

$$C_{OUT} \ge \frac{\frac{I_{OUT}}{f_C}}{V_{OUT} \times 10\%} \approx 1.33 \text{mF}$$
(4)

The  $C_{OUT}$  selected for the design is a 2200- $\mu$ F capacitor, with an equivalent series resistance (ESR) of 45 m $\Omega$ .

Next calculate the maximum primary to secondary turns ratio  $(N_{PS})$  of the transformer, based on the minimum input voltage and output voltage.

$$N_{PS} \le \frac{V_{IN(min)} \times \sqrt{2}}{V_{OUT}} = \frac{85 \text{ V} \times \sqrt{2}}{12 \text{ V}} \approx 10$$
 (5)

Next calculate the auxiliary to secondary turns ratio  $(N_{AS})$  of the transformer, based on the output voltage and the bias voltage of the UC2842A.

$$N_{AS} \le \frac{V_{VCC}}{V_{OUT}} = \frac{12 \text{ V}}{12 \text{ V}} = 1$$
 (6)

Once the transformer turns ratios have been determined, the minimum primary magnetizing inductance ( $L_{PM}$ ) of the transformer can be calculated based on minimum bulk voltage, Duty Cycle (D), reflected output current and efficiency. The transformer used in this design has an  $L_{PM}$  of 1.7 mH,  $N_{PS}$  = 10, and a  $N_{AS}$  = 1,  $f_{sw}$  = 100 kHz

$$D = \frac{N_{PS} \times V_{OUT}}{V_{BULK(min)} + N_{PS} \times V_{OUT}} \approx 0.56$$
(7)

$$L_{PM} \ge \frac{V_{BULK \, (min)} \times D}{\frac{70\% \times I_{OUT} \times f_{sw}}{\eta \times N_{PS}}} = 1.632 \text{mH} \approx 1.7 \text{mH}$$
(8)

After the transformer has been selected, the primary peak current ( $I_{LpPK}$ ) of the transformer can be calculated based on the primary magnetizing inductance ripple ( $I_{LPM}$ ) and the reflected output current across the transformer.

$$I_{LPM} = \frac{V_{BULK(min)} \times D}{f_{SW} \times L_{M}} \approx 0.31 \text{ A}$$
(9)

$$I_{LpPK} = \frac{I_{OUT}}{N_{PS} \times (1-D)} + \frac{I_{LM}}{2} \approx 1.1 \text{ A}$$
(10)

Once the primary peak current has been calculated the current sense resistor (R<sub>CS</sub>) can be selected.

$$R_{CS} = \frac{1 \text{ V}}{I_{LpPK} \times 1.3} = 0.725 \,\Omega \approx 0.75 \,\Omega$$
 (11)

Resistors  $R_{S1}$  and  $R_{S2}$  are used to set the slope compensation of the design. Capacitor  $C_{S1}$  is a DC blocking capacitor, and pull-up resistor  $R_P$  is used to provide some offset to the current sense signal for noise immunity.  $R_P$  and  $R_{S2}$  were preselected to add a DC offset of 50 mV to the current sense signal.

 $R_{S1}$  is selected to set the slope compensation to one-half of the ripple current down slope of the flyback inductor. This can be accomplished by calculating the secondary magnetizing inductance ( $L_{SM}$ ) and using the following calculation for  $R_{S1}$ . The 1.7 V in the  $R_{S1}$  equation is the peak-to-peak ripple voltage amplitude of the oscillator.

$$R_{S1} = \frac{1.7 \text{ V} \times R_{S2} \times f_{SW} \times \left(2 \times L_{SM} \times N_{PS}\right)}{V_{OUT} \times \left(1 - D\right) \times R_{CS}} - R_{S2} = 27.72 \text{ k}\Omega \approx 27.4 \text{ k}\Omega$$
(12)

where

• 
$$R_{S2} = 2.05 \, k\Omega$$

Resistors  $R_I$  and  $R_K$  are selected to the output reference and can be calculated by preselecting a value for  $R_K$  and knowing the TL431 reference voltage ( $V_{TL431REF}$ ). After choosing 2.49 k $\Omega$  for  $R_K$ ,  $R_I$  is calculated and a standard resistor value of 9.53 k $\Omega$  is chosen for this resistor.

$$R_{I} = \frac{R_{K} \times (V_{OUT} - V_{TL431REF})}{V_{TL431REF}} = \frac{2.49 \text{ k}\Omega \times (12 \text{ V} - 2.5 \text{ V})}{2.5 \text{ V}} = 9.462 \text{ k}\Omega \approx 9.53 \text{ k}\Omega$$
(13)



This design using the UC2842A controller has an interesting control loop with many components.  $G_{OPTO}(f)$  is the approximate transfer function across the opto isolator in the design. The pole frequency of the opto isolator is represented by  $f_P$ . The opto isolator used in this design has a current transfer ratio of 1 and pole frequency of roughly 5 kHz. See Figure 8-1 for component placement and node voltages. The voltage loop ( $f_C$ ) must cross-over less than the opto isolator pole for simplified compensation.

$$s(f) = 2 \times \pi \times 1i \times f \tag{14}$$

$$f_{P} = 5 \text{ kHz} \tag{15}$$

$$G_{OPTO}(f) = \frac{\Delta V_B}{\Delta V_A} = \frac{R_C}{R_F} \times \frac{ctr}{\frac{s(f)}{2 \times \pi \times f_P} + 1}$$
(16)

GBC(f) is an estimate of the transfer function from the output of the opto isolator to the PWM's control voltage.

$$G_{BC}(f) = \frac{\Delta V_C}{\Delta V_B} = \frac{R_A}{R_B} \times \frac{1}{s(f) \times R_A \times C_A + 1}$$
(17)

The duty cycle varies with the bulk input voltage ( $V_{BULK}$ ).  $V_{BULK}$  varies from 95 V to 375 V during normal operation. This causes the duty cycle to vary from 24% to 56%.

$$D = \frac{N_{PS} \times V_{OUT}}{V_{BULK} + N_{PS} \times V_{OUT}} = 0.24 \text{ to } 0.56$$
(18)

 $G_{CO}(f)$  is an estimate of the control ( $V_C$ ) to output transfer function, where variable Q is the quality factor.

$$G_{CO}(f) = \frac{\Delta V_{OUT}}{\Delta V_C} = N_{PS} \times \frac{1 - D}{1 + D} \times \left[ \frac{s(f) \times ESR \times C_{OUT} + 1}{s(f) \times R_{OUT} \times C_{OUT} + 1} \right] \times \left[ 1 - \frac{s(f)L_{SM} \times D}{R_{OUT} \times (1 - D)^2} \right] \times \frac{\frac{1}{3}}{1 + \frac{s(f)}{2 \times \pi \times \frac{f_{SW}}{2}} \times Q} + \left( \frac{s(f)}{2 \times \pi \times \frac{f_{SW}}{2}} \right)^2$$

$$(19)$$

The quality factor (Q) is defined by the primary magnetizing inductance change in voltage  $(S_N)$  as a function of duty cycle; as well as, the added slope compensation  $(S_F)$ .

$$S_{N} = \frac{V_{BULK} \times R_{CS}}{L_{PM}}$$
 (20)

$$S_{E} = 1.7 \text{ V} \times \frac{R_{S2} \times f_{SW}}{R_{S1} + R_{S2}}$$
 (21)

$$Q = \frac{1}{\pi \left[ \left( 1 + \frac{S_E}{S_N} \right) \times \left( 1 - D \right) - 0.5 \right]}$$
(22)

To ensure that the voltage loop is stable, the crossover frequency must be less than one half of the right-half-plane zero frequency ( $f_{RHPZ}$ ) of the flyback converter. The right-half-plane zero frequency at the minimum bulk voltage would be roughly 9.8 kHz. For this design example the target crossover of the voltage loop is at 1 kHz. The actual  $f_C$  may be higher or lower than the target.

$$f_{RHPz} = \frac{(N_{PS})^2}{\frac{2 \times \pi \times Lpm}{R_{OUT}} \frac{D}{(1-D)^2}} \approx 9.8kHz$$
(23)



$$f_C \le \frac{f_{RHPz}}{2} \approx 5 \text{ kHZ}$$
 (24)

The DC gain of  $G_{CO}(f)$  moves with the bulk input voltage. Resistor  $R_Z$  is selected to crossover the voltage loop when input to the converter is at  $V_{BULK(min)}$  and to crossover at 1/5th the maximum crossover frequency.

$$R_{Z} = \frac{R_{I}}{\left|G_{OPTO}\left(f_{C} / 5\right) \times G_{BC}\left(f_{C} / 5\right) \times G_{O} \times G_{CO}\left(f_{C} / 5\right)\right|} = 23.95 \text{ k}\Omega, \text{ a } 23.7 \text{ k}\Omega \text{ was used}$$

$$(25)$$

Capacitor  $C_Z$  is selected to add 45° of phase margin at voltage loop crossover. For this design example a 6.8-nF capacitor was used.

$$C_Z = \frac{1}{2\pi \times \frac{f_C}{5} \times R_Z} \approx 6.7 \text{ nF}$$
(26)

Capacitor C<sub>P</sub> is selected to attenuate the high frequency gain of the control loop.

$$C_{P} = \frac{C_{Z}}{10} = 680 \text{ pF}$$
 (27)

G<sub>C</sub>(f) is the estimated transfer function of the TL431 compensation.

$$G_{C}(f) = \frac{\Delta V_{C}}{\Delta V_{O}} = \frac{s(f) \times R_{Z} \times C_{Z} + 1}{s(f) \times R_{I} \times (C_{Z} + C_{P}) \times \left(\frac{s(f) \times R_{Z} \times C_{Z} \times C_{P}}{C_{Z} + C_{P}} + 1\right)}$$
(28)




 $T_V(f)$  is the estimated theoretical transfer function of the close-loop gain of the system. The feedback loop response may be different in the actual circuit and may have to be adjusted with a network analyzer to meet actual circuit performance and reliability. The feedback loop response must be evaluated over worse case variations in design parameters.

$$T_{V}(f) = G_{C}(f) \times G_{OPTO}(f) \times G_{BC}(f) \times G_{O} \times G_{CO}(f_{C})$$
(29)

For this application example, this design technique generated a theoretical feedback loop ( $T_V(f)$ ) crossover at 1 kHz with roughly 55° of phase margin at a minimum input bulk voltage of 95 V. The theoretical voltage loop at high-line crossed over at 2.7 kHz with a phase margin of 72°. See Figure 8-2 and Figure 8-3.  $T_V(f)$  must be evaluated with a network analyzer and adjust the loop compensation as necessary based on the actual circuitry behavior. Also conduct transient testing to ensure that the device remains stable.

### 8.2.3 Application Curves



## 9 Power Supply Recommendations

TI recommends using the UCx84xA in isolated or non-isolated peak current mode control power supplies. The device can be used in buck, boost, flyback, and forwarded converter-based power supply topologies.



## 10 Layout

## 10.1 Layout Guidelines

- · Star grounding techniques must be used.
- Current loops must be kept as short and narrow as possible.
- The IC ground and power ground must meet at the return for the input bulk capacitor. Ensure that high frequency and high current from the power stage does not go through the signal ground paths.
- A high-frequency bypass capacitor (C<sub>VCC1</sub>) must be placed across VCC and GND pins as close as possible
  to the pins.
- Resistor R<sub>S2</sub> and capacitor C<sub>F</sub> form a low-pass filter for the current sense signal. C<sub>F</sub> must be as close to CS and GND pins as possible.
- Capacitor C<sub>VREF</sub> must be as close to VREF and GND pins as possible.
- Figure 10-1 shows the SMD components arranged for wave-solder on a single-layer board. If multiple layers are used, some components may be rearranged for easier interconnection and reduced current-loop areas. If the solder process allows, placing the SMD components in perpendicular orientations may improve interconnections and loop areas.



## 10.2 Layout Example




Figure 10-1. Layout Diagram



## 11 Device and Documentation Support

# 11.1 Device Support

## 11.1.1 Development Support

• TI Engineer-to-Engineer Support Forum, https://e2e.ti.com/

#### 11.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the UCx84xA device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 11.1.2 Device Nomenclature

C<sub>IN</sub> Input bulk capacitanceC<sub>OUT</sub> Output capacitance

D Duty cycle

**ESR** Equivalent series resistance

**G<sub>BC</sub>(f)** An estimate of the transfer function from the output of the opto-isolator to the PWM control voltage.

**G**<sub>0</sub> The DC gain of the control to output transfer function.

**G**<sub>OPTO</sub>(f) The approximate transfer function across the opto-isolator in the design.

I<sub>LPM</sub> Transformer primary average currentI<sub>LpPK</sub> Peak transformer primary current

 $\begin{array}{lll} \textbf{L}_{\text{PM}} & \text{Transformer primary magnetizing inductance} \\ \textbf{L}_{\text{SM}} & \text{Transformer secondary magnetizing inductance} \\ \textbf{N}_{\text{PS}} & \text{Primary to secondary transformer turns ratio} \\ \textbf{N}_{\text{AS}} & \text{Auxiliary to secondary transformer turns ratio} \\ \textbf{T}_{\text{V}}(\textbf{f}) & \text{is the feedback control loop transfer function.} \end{array}$ 

V<sub>INripple</sub> Input ripple voltage

# 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

Design Review: 150 Watt Current-Mode Flyback (SLUP078)



#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 11-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
UC1842A	Click here	Click here	Click here	Click here	Click here
UC1843A	Click here	Click here	Click here	Click here	Click here
UC1844A	Click here	Click here	Click here	Click here	Click here
UC1845A	Click here	Click here	Click here	Click here	Click here
UC2842A	Click here	Click here	Click here	Click here	Click here
UC2843A	Click here	Click here	Click here	Click here	Click here
UC2844A	Click here	Click here	Click here	Click here	Click here
UC2845A	Click here	Click here	Click here	Click here	Click here
UC3842A	Click here	Click here	Click here	Click here	Click here
UC3843A	Click here	Click here	Click here	Click here	Click here
UC3844A	Click here	Click here	Click here	Click here	Click here
UC3845A	Click here	Click here	Click here	Click here	Click here

## 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.6 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

8-May-2024

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8670405PA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670405PA UC1842A	Samples
5962-8670405XA	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670405XA UC1842AL/ 883B	Samples
5962-8670406PA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670406PA UC1843A	Samples
5962-8670406XA	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670406XA UC1843AL/ 883B	Samples
5962-8670407PA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670407PA UC1844A	Samples
5962-8670407XA	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670407XA UC1844AL/ 883B	Samples
5962-8670408PA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670408PA UC1845A	Samples
5962-8670408XA	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670408XA UC1845AL/ 883B	Samples
UC1842AJ	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	UC1842AJ	Samples
UC1842AJ883B	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670405PA UC1842A	Samples
UC1842AL883B	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670405XA UC1842AL/ 883B	Samples
UC1843AJ	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	UC1843AJ	Samples





www.ti.com

8-May-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC1843AJ883B	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670406PA UC1843A	Samples
UC1843AL883B	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670406XA UC1843AL/ 883B	Samples
UC1844AJ	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	UC1844AJ	Samples
UC1844AJ883B	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670407PA UC1844A	Samples
UC1844AL883B	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670407XA UC1844AL/ 883B	Samples
UC1845AJ	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	UC1845AJ	Samples
UC1845AJ883B	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670408PA UC1845A	Samples
UC1845AL883B	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670408XA UC1845AL/ 883B	Samples
UC2842AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842AD	Samples
UC2842AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842A UC2842 AD8	Samples
UC2842ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842AD	Samples
UC2842ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2842AD	Samples
UC2842ADW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2842ADW	Samples
UC2842ADWTR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2842ADW	Samples
UC2842AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2842AN	Sample
UC2842ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2842AN	Sample



8-May-2024



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Sample
UC2843AD8	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843AD8G4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843AD8TRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843A UC2843 AD8	Samples
UC2843ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2843AD	Samples
UC2843AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2843AN	Samples
UC2843ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2843AN	Samples
UC2844AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844A UC2844 AD8	Samples
UC2844AD8TRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844A UC2844 AD8	Samples
UC2844ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2844AD	Samples
UC2844AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2844AN	Samples
UC2844ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2844AN	Samples
UC2844AQD8R	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2844AQ, UC2844AQ)	Samples
UC2844AQDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2844AQ, UC2844AQ)	Samples
UC2845AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845AD	Samples
UC2845AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845A UC2845 AD8	Samples



8-May-2024



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Sample
UC2845AD8TRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845A UC2845 AD8	Samples
UC2845ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UC2845AD	Samples
UC2845ADW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2845ADW	Samples
UC2845AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2845AN	Samples
UC2845ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2845AN	Samples
UC3842AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842AD	Samples
UC3842AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842A UC3842 AD8	Samples
UC3842AD8TRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842A UC3842 AD8	Samples
UC3842ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842AD	Samples
UC3842ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3842AD	Samples
UC3842ADW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3842ADW	Samples
UC3842AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3842AN	Samples
UC3842ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3842AN	Samples
UC3842J	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-40 to 85	UC3842J	Samples
UC3843AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843AD	Samples
UC3843AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843A UC3843 AD8	Samples
UC3843AD8TRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843A UC3843 AD8	Samples





www.ti.com

8-May-2024

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC3843ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843AD	Samples
UC3843ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3843AD	Samples
UC3843AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3843AN	Samples
UC3843ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3843AN	Samples
UC3844AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844AD	Samples
UC3844AD8	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844A UC3844 AD8	Samples
UC3844AD8G4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844A UC3844 AD8	Samples
UC3844AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844A UC3844 AD8	Samples
UC3844ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3844AD	Samples
UC3844AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3844AN	Samples
UC3844ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3844AN	Samples
UC3845AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples
UC3845AD8TR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845A UC3845 AD8	Samples
UC3845AD8TRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845A UC3845 AD8	Samples
UC3845ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples
UC3845ADTR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples
UC3845ADTRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	UC3845AD	Samples

# PACKAGE OPTION ADDENDUM

www.ti.com 8-May-2024

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC3845AN	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3845AN	Samples
UC3845ANG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3845AN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1842A, UC1843A, UC1844A, UC1845A, UC2843A, UC3842A, UC3842M, UC3843A, UC3844A, UC3845A:



# **PACKAGE OPTION ADDENDUM**

www.ti.com 8-May-2024

● Catalog : UC3842A, UC3843A, UC3844A, UC3845A, UC3842, UC3845AM

Automotive : UC2843A-Q1

• Enhanced Product : UC1842A-EP, UC1843A-EP, UC1844A-EP, UC1845A-EP, UC1842A-EP, UC1843A-EP, UC1845A-EP

• Military: UC1842A, UC1842, UC1843A, UC1844A, UC1845A

• Space: UC1842A-SP, UC1843A-SP, UC1844A-SP, UC1845A-SP, UC1842A-SP, UC1843A-SP, UC1844A-SP, UC1845A-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 13-May-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2842AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2842ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2842ADWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UC2843AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2843ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2844AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2844ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2844AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2844AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2845AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3842AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3842ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3843AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3843ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3844AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-May-2024

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	UC3844ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
ĺ	UC3845AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ĺ	UC3845ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 13-May-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2842AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2842ADTR	SOIC	D	14	2500	340.5	336.1	32.0
UC2842ADWTR	SOIC	DW	16	2000	356.0	356.0	35.0
UC2843AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2843ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2844AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2844ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2844AQD8R	SOIC	D	8	2500	356.0	356.0	35.0
UC2844AQDR	SOIC	D	14	2500	356.0	356.0	35.0
UC2845AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2845ADTR	SOIC	D	14	2500	340.5	336.1	32.0
UC3842AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3842ADTR	SOIC	D	14	2500	340.5	336.1	32.0
UC3843AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3843ADTR	SOIC	D	14	2500	340.5	336.1	32.0
UC3844AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3844ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3845AD8TR	SOIC	D	8	2500	340.5	338.1	20.6



# PACKAGE MATERIALS INFORMATION


www.ti.com 13-May-2024

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC3845ADTR	SOIC	D	14	2500	340.5	336.1	32.0



www.ti.com 13-May-2024

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8670405XA	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8670406XA	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8670407XA	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8670408XA	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1842AL883B	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1843AL883B	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1844AL883B	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1845AL883B	FK	LCCC	20	55	506.98	12.06	2030	NA
UC2842AD	D	SOIC	14	50	507	8	3940	4.32
UC2842ADG4	D	SOIC	14	50	507	8	3940	4.32
UC2842ADW	DW	SOIC	16	40	507	12.83	5080	6.6
UC2842AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC2842AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC2842ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC2842ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC2843AD8	D	SOIC	8	75	507	8	3940	4.32
UC2843AD8G4	D	SOIC	8	75	507	8	3940	4.32
UC2843AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC2843AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC2843ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC2843ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC2844AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC2844AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC2844ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC2844ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC2845AD	D	SOIC	14	50	507	8	3940	4.32
UC2845ADW	DW	SOIC	16	40	507	12.83	5080	6.6
UC2845AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC2845AN	Р	PDIP	8	50	506	13.97	11230	4.32




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-May-2024

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UC2845ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC2845ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3842AD	D	SOIC	14	50	507	8	3940	4.32
UC3842ADG4	D	SOIC	14	50	507	8	3940	4.32
UC3842ADW	DW	SOIC	16	40	507	12.83	5080	6.6
UC3842AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3842AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3842ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3842ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3843AD	D	SOIC	14	50	507	8	3940	4.32
UC3843ADG4	D	SOIC	14	50	507	8	3940	4.32
UC3843AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3843AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3843ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3843ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3844AD	D	SOIC	14	50	507	8	3940	4.32
UC3844AD8	D	SOIC	8	75	507	8	3940	4.32
UC3844AD8G4	D	SOIC	8	75	507	8	3940	4.32
UC3844AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3844AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3844ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3844ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3845AD	D	SOIC	14	50	507	8	3940	4.32
UC3845ADG4	D	SOIC	14	50	507	8	3940	4.32
UC3845AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3845AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3845AN	Р	PDIP	8	50	506	13.97	11230	4.32
UC3845ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3845ANG4	Р	PDIP	8	50	506	13.97	11230	4.32
UC3845ANG4	Р	PDIP	8	50	506	13.97	11230	4.32

CERAMIC DUAL IN-LINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. This package can be hermetically sealed with a ceramic lid using glass frit.

- 4. Index point is provided on cap for terminal identification. 5. Falls within MIL STD 1835 GDIP1-T8



CERAMIC DUAL IN-LINE PACKAGE



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated