





TEXAS INSTRUMENTS

UCC21750-Q1

SLUSDH9D – SEPTEMBER 2019 – REVISED NOVEMBER 2023

# UCC21750-Q1 10-A Source/Sink Reinforced Isolated Single Channel Gate Driver for SiC/IGBT with Active Protection, Isolated Analog Sensing and High-CMTI

# 1 Features

- 5.7-kV<sub>RMS</sub> single channel isolated gate driver
- AEC-Q100 qualified for automotive applications
  - Device temperature grade 1: -40°C to +125°C ambient operating temperature range
  - Device HBM ESD classification level 3A
  - Device CDM ESD classification level C3
- SiC MOSFETs and IGBTs up to 2121V<sub>pk</sub>
- 33-V maximum output drive voltage (VDD VEE)
- ±10-A drive strength and split output
- 150-V/ns minimum CMTI
- 200-ns response time fast DESAT protection
- 4-A Internal active miller clamp
- · 400-mA soft turn-off when fault happens
- · Isolated analog sensor with PWM output for
  - Temperature sensing with NTC, PTC or thermal diode
    - High voltage DC-link or phase voltage
- Alarm FLT on overcurrent and reset from RST/EN
- Fast enable and disable response on RST/EN
- Reject < 40-ns noise transient and pulse on input pins
- 12-V VDD UVLO with power good on RDY
- Inputs/outputs with over/under-shoot transient voltage immunity up to 5 V
- 130-ns (maximum) propagation delay and 30-ns (maximum) pulse/part skew
- SOIC-16 DW package with creepage and clearance distance > 8 mm
- Operating junction temperature –40°C to 150°C
- Safety-related certifications:
  - Reinforced insulation per DIN EN IEC 60747-17 (VDE 0884-17)
  - UL 1577 component recognition program

# **2** Applications

- Traction inverter for EVs
- · On-board charger and charging pile
- DC/DC converter for HEV/EVs

# **3 Description**

The UCC21750-Q1 is a galvanic isolated single channel gate driver designed for SiC MOSFETs and IGBTs up to 2121-V DC operating voltage with advanced protection features, best-in-class dynamic performance and robustness. The UCC21750-Q1 has up to ±10-A peak source and sink current.

The input side is isolated from the output side with  $SiO_2$  capacitive isolation technology, supporting up to 1.5-kV<sub>RMS</sub> working voltage, 12.8-kV<sub>PK</sub> surge immunity with longer than 40 years Isolation barrier life, as well as providing low part-to-part skew, and > 150-V/ns common mode noise immunity (CMTI).


The UCC21750-Q1 includes the state-of-art protection features, such as fast overcurrent and short circuit detection, shunt current sensing support, fault reporting, active miller clamp, and input and output side power supply UVLO to optimize SiC and IGBT switching behavior and robustness. The isolated analog to PWM sensor can be used for easier temperature or voltage sensing, further increasing the drivers' versatility and simplifying the system design effort, size, and cost.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
UCC21750-Q1	DW SOIC-16	10.3 mm × 7.5 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

#### **Device Pin Configuration**





# **Table of Contents**

1 Features	1	7.5 Desaturation (DESAT) Protection	. 22
2 Applications	1	8 Detailed Description	24
3 Description	1	8.1 Overview	24
4 Revision History		8.2 Functional Block Diagram	25
5 Pin Configuration and Functions	4	8.3 Feature Description	25
6 Specifications		8.4 Device Functional Modes	31
6.1 Absolute Maximum Ratings	5	9 Applications and Implementation	32
6.2 ESD Ratings	5	9.1 Application Information	. 32
6.3 Recommended Operating Conditions	<mark>5</mark>	9.2 Typical Application	. 32
6.4 Thermal Information	<mark>6</mark>	10 Power Supply Recommendations	44
6.5 Power Ratings	6	11 Layout	45
6.6 Insulation Specifications	6	11.1 Layout Guidelines	. 45
6.7 Safety Limiting Values		11.2 Layout Example	. 46
6.8 Electrical Characteristics	7	12 Device and Documentation Support	47
6.9 Safety-Related Certifications	9	12.1 Device Support	. 47
6.10 Switching Characteristics	10	12.2 Documentation Support	. 47
6.11 Insulation Characteristics Curves	11	12.3 Receiving Notification of Documentation Updates.	47
6.12 Typical Characteristics	12	12.4 Support Resources	. 47
7 Parameter Measurement Information	17	12.5 Trademarks	47
7.1 Propagation Delay	17	12.6 Electrostatic Discharge Caution	47
7.2 Input Deglitch Filter	18	12.7 Glossary	47
7.3 Active Miller Clamp	19	13 Mechanical, Packaging, and Orderable	
7.4 Undervoltage Lockout (UVLO)	20	Information	. 47

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision C (January 2023) to Revision D (November 2023)	Page
•	Change ESD level to C3 per the latest standard in Features	1
•	Change device temperature grade from 0 to 1 in Features	
С	hanges from Revision B (March 2020) to Revision C (January 2023)	Page
•	Added AEC-Q100 sub bullets to Features	1
•	Added Safety-related certifications to Features	1
•	Added what to do with unused pins to pin functions table	4
•	Changed recommended value of decoupling capacitors.	
•	Added recommended decoupling capacitor layout placement.	4
•	Changed test conditions per DIN EN IEC 60747-17 (VDE 0884-17)	6
•	Changed Ichg lower limit to 430uA	
•	Changed VAin lower limit to 0.6V	7
•	Changed direction of I <sub>CI MPI</sub> in V <sub>CI P-CI MPI</sub> test condition	7
•	Added test condition for soft turn-off current	7
•	Deleted short circuit clamping max condition	
•	Changed VDE and UL to certified	
•	Changed DESAT figure	
•	Changed DESAT soft turn-off figure	
•	Added function state showing gate driver turning on. Changed RDY condition when VCC is PD	
С	hanges from Revision A (March 2020) to Revision B (March 2020)	Page
•	Deleted test voltage, 9600V, from value column	6




#### UCC21750-Q1 SLUSDH9D – SEPTEMBER 2019 – REVISED NOVEMBER 2023

CI	hanges from Revision * (September 2019) to Revision A (March 2020)	Page
•	Changed marketing status from Advance Information to production data	1



# **5** Pin Configuration and Functions



# Figure 5-1. UCC21750-Q1 DW SOIC (16) Top View

#### Table 5-1. Pin Functions

PIN	N	I/O <sup>(1)</sup>	DESCRIPTION	
NAME	NO.		DESCRIPTION	
AIN	1	I	Isolated analog sensing input, parallel a small capacitor to COM for better noise immunity. Tie to COM if unused.	
DESAT	2	I	Desaturation current protection input. Tie to COM if unused.	
СОМ	3	Р	nmon ground reference, connecting to emitter pin for IGBT and source pin for SiC-MOSFET.	
OUTH	4	0	Gate driver output pull up.	
VDD	5	Р	Positive supply rail for gate drive voltage. Bypass with a >10-µF capacitor to COM to support specified gate driver source peak current capability. Place decoupling capacitor close to the pin.	
OUTL	6	0	Gate driver output pull down.	
CLMPI	7	I	Internal Active miller clamp, connecting this pin directly to the gate of the power transistor. Leave floating or tie to VEE if unused.	
VEE	8	Р	Negative supply rail for gate drive voltage. Bypass with a >10-µF capacitor to COM to support specified gate driver sink peak current capability. Place decoupling capacitor close to the pin.	
GND	9	Р	Input power supply and logic ground reference.	
IN+	10	I	Non-inverting gate driver control input. Tie to VCC if unused.	
IN–	11	I	Inverting gate driver control input. Tie to GND if unused.	
RDY	12	0	Power good for VCC-GND and VDD-COM. RDY is open drain configuration and can be paralleled with other RDY signals.	
FLT	13	0	Active low fault alarm output upon over current or short circuit. FLT is in open drain configuration and can be paralleled with other faults.	
RST/EN	14	I	The RST/EN serves two purposes: 1) Enable / shutdown of the output side. The FET is turned off by a regular turn-off, if terminal EN is set to low; 2) Resets the DESAT condition signaled on FLT pin if terminal RST/EN is set to low for more than 1000 ns. A reset of signal FLT is asserted at the rising edge of terminal RST/EN. For automatic RESET function, this pin only serves as an EN pin. Enable / shutdown of the output side. The FET is turned off by a regular turn-off, if terminal EN is set to low.	
VCC	15	Р	Input power supply from 3 V to 5.5 V. Bypass with a >1- $\mu$ F capacitor to GND. Place decoupling capacitor close to the pin.	
APWM	16	0	Isolated Analog Sensing PWM output. Leave floating if unused.	

(1) P = Power, G = Ground, I = Input, O = Output



# **6** Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		MIN	MAX	UNIT
VCC	VCC – GND		-0.3	6	V
VDD	VDD – COM		-0.3	36	V
VEE	VEE – COM		-17.5	0.3	V
V <sub>MAX</sub>	VDD – VEE		-0.3	36	V
		DC	GND-0.3	VCC	V
IN+, IN–, RST/EN		Transient, less than 100 ns <sup>(2)</sup>	GND-5.0	VCC+5.0	V
DESAT	Reference to COM	Reference to COM		VDD+0.3	V
AIN	Reference to COM		-0.3	5	V
		DC	VEE-0.3	VDD	V
OUTH, OUTL , CLMPI		Transient, less than 100 ns <sup>(2)</sup>	VEE-5.0	VDD+5.0	V
RDY, FLT, APWM			GND-0.3	VCC	V
I <sub>FLT</sub> , I <sub>RDY</sub>	FLT, and RDY pin input current			20	mA
I <sub>APWM</sub>	APWM pin output current			20	mA
TJ	Junction temperature range		-40	150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Values are verified by characterization on bench.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per AEC Q100-011	±1500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

	PA	RAMETER	MIN	MAX	UNIT
VCC	VCC-GND	VCC-GND			V
VDD	VDD-COM		13	33	V
V <sub>MAX</sub>	VDD-VEE	VDD-VEE		- 33	V
	IN–, RST/EN Reference to GND	High level input voltage	0.7×VCC	VCC	V
INT, INT, KOI/EN		Low level input voltage	(	0.3×VCC	
AIN	Reference to COM		0.6	4.5	V
t <sub>RST/EN</sub>	Minimum pulse widt	h that reset the fault	800		ns
T <sub>A</sub>	Ambient temperatur	Ambient temperature		125	°C
TJ	Junction temperatur	e	-40	150	°C



#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	UNIT
		16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	68.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	27.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	32.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	14.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	32.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	Value	UNIT
PD	Maximum power dissipation (both sides)	VCC = 5 V, VDD–COM = 20 V, COM–VEE = 5 V, IN+/– = 5 V, 150 kHz, 50% Duty Cycle for a 10-nF load, T <sub>a</sub> = 25°C	985	mW
P <sub>D1</sub>	Maximum power dissipation by transmitter side		20	mW
P <sub>D2</sub>	Maximum power dissipation by receiver side		965	mW

# 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL	· · ·		
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI	Distance through the insulation	Minimum internal gap (Internal clearance) of the double insulation (2 × 0.0085 mm)	> 17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664–1	I	
		Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	
	Overvoltage Category per IEC 60664–1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN EN	IEC 60747-17 (VDE 0884-17) <sup>(2)</sup>	· · · ·		
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum isolation working voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	1500	V <sub>RMS</sub>
		DC voltage	2121	V <sub>DC</sub>
V <sub>IMP</sub>	Maximum impulse voltage	Tested in air, 1.2/50-µs waveform per IEC 62368-1	8000	V <sub>PK</sub>
\ <i>\</i>	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ , t = 60 s (qualification test)	8000	V
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{\text{TEST}}$ =1.2 x V <sub>IOTM</sub> , t = 1 s (100% production test)	8000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 µs waveform	12800	V <sub>PK</sub>



#### 6.6 Insulation Specifications (continued)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
		Method a: After I/O safety test subgroup 2/3, $V_{ini}$ = $V_{IOTM}$ , $t_{ini}$ = 60 s; $V_{pd(m)}$ = 1.2 × $V_{IORM}$ = 2545 $V_{PK}$ , $t_m$ = 10 s	≤ 5	
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM} = 3394$ $V_{PK}$ , $t_m = 10$ s	≤5	рС
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM} = 3977 V_{PK}$ , $t_m = 1$ s	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.5 sin (2πft), f = 1 MHz	~ 1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	≥ 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 125^{\circ}\text{C}$	≥ 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	≥ 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577		· · · · ·		
V <sub>ISO</sub>	Withstand isolation voltage		5700	V <sub>RMS</sub>

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-terminal device.

# 6.7 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply	$R_{\theta JA} = 68.3^{\circ}C/W$ , $V_{DD} = 15 V$ , $V_{EE} = -5 V$ , $T_{J} = 150^{\circ}C$ , $T_{A} = 25^{\circ}C$			61	mA
	current	$R_{\theta JA} = 68.3^{\circ}C/W$ , $V_{DD} = 20$ V, $V_{EE} = -5$ V, $T_{J} = 150^{\circ}C$ , $T_{A} = 25^{\circ}C$			49	ma
Ps	Safety input, output, or total power	$R_{\theta JA} = 68.3$ °C/W, $V_{DD} = 20$ V, $V_{EE} = -5$ V, $T_{J} = 150$ °C, $T_{A} = 25$ °C			1220	mW
Τ <sub>S</sub>	Safety temperature				150	°C

(1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

# **6.8 Electrical Characteristics**

VCC = 3.3 V or 5.0 V,  $1-\mu$ F capacitor from VCC to GND, VDD – COM = 20 V, 18 V or 15 V, COM – VEE = 0 V, 5 V, 8 V or 15 V, C<sub>1</sub> = 100 pF,  $-40^{\circ}$ C < T<sub>1</sub> < 150°C (unless otherwise noted)<sup>(1)</sup> (2).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCC UVLO THRESHOLD AND DELAY					

Copyright © 2023 Texas Instruments Incorporated



### 6.8 Electrical Characteristics (continued)

VCC = 3.3 V or 5.0 V, 1- $\mu$ F capacitor from VCC to GND, VDD – COM = 20 V, 18 V or 15 V, COM – VEE = 0 V, 5 V, 8 V or 15 V, C<sub>L</sub> = 100 pF, -40°C < T<sub>J</sub> < 150°C (unless otherwise noted)<sup>(1)</sup> (2).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>VCC_ON</sub>			2.55	2.7	2.85	
V <sub>VCC_OFF</sub>	VCC-GND		2.35	2.5	2.65	V
V <sub>VCC_HYS</sub>				0.2		
t <sub>VCCFIL</sub>	VCC UVLO Deglitch time			10		
t <sub>VCC+ to OUT</sub>	VCC UVLO on delay to output high		28	37.8	50	
t <sub>VCC- to OUT</sub>	VCC UVLO off delay to output low		5	10	15	μs
t <sub>VCC+ to RDY</sub>	VCC UVLO on delay to RDY high		30	37.8	50	
t <sub>VCC- to RDY</sub>	VCC UVLO off delay to RDY low	RST/EN = VCC	5	10	15	
	RESHOLD AND DELAY					
V <sub>VDD_ON</sub>			10.5	12.0	12.8	
VDD_OFF	VDD-COM	_	9.9	10.7	11.8	V
V <sub>VDD HYS</sub>		_		0.8		
	VDD UVLO Deglitch time			5		
	VDD UVLO on delay to output high		2	5	8	
t <sub>VDD+ to</sub> OUT	IN+ = VCC, IN- = GND		Z	5	10	ue
t <sub>VDD</sub> - to OUT	VDD UVLO off delay to output low			10		μs
t <sub>VDD+ to</sub> RDY	VDD UVLO on delay to RDY high	RST/EN = FLT=High		10	15 15	
t <sub>VDD- to RDY</sub>	VDD UVLO off delay to RDY low			10	15	
	ESCENT CURRENT					
Ivccq	VCC quiescent current	$OUT(H) = High, f_S = 0Hz, AIN = 2 V$	2.5	3	4	mA
		OUT(L) = Low, f <sub>S</sub> = 0Hz, AIN = 2 V	1.45	2	2.75	
	VDD quiescent current	$OUT(H) = High, f_S = 0Hz, AIN = 2 V$	3.6	4	5.9	mA
		$OUT(L) = Low, f_S = 0Hz, AIN = 2 V$	3.1	3.7	5.3	
LOGIC INPUTS	S — IN+, IN- and RST/EN					
V <sub>INH</sub>	Input high threshold	V <sub>CC</sub> = 3.3 V		1.85	2.31	V
V <sub>INL</sub>	Input low threshold	V <sub>CC</sub> = 3.3 V	0.99	1.52		V
V <sub>INHYS</sub>	Input threshold hysteresis	V <sub>CC</sub> = 3.3 V		0.33		V
Ін	Input high level input leakage current	V <sub>IN</sub> = VCC		90		μA
IIL	Input low level input leakage	V <sub>IN</sub> = GND		-90		μA
R <sub>IND</sub>	Input pins pull down resistance	see Detailed Description for more information		55		kΩ
R <sub>INU</sub>	Input pins pull up resistance	see Detailed Description for more information		55		K12
T <sub>INFIL</sub>	IN+, IN– and RST/EN deglitch (ON and OFF) filter time	f <sub>S</sub> = 50 kHz	28	40	60	ns
T <sub>RSTFIL</sub>	Deglitch filter time to reset /FLT		400	650	800	ns
GATE DRIVER	STAGE				I	
I <sub>OUT</sub> , I <sub>OUTH</sub>	Peak source current			10		А
I <sub>OUT</sub> , I <sub>OUTL</sub>	Peak sink current	C <sub>L</sub> = 0.18 µF, f <sub>S</sub> = 1 kHz	1	10		А
R <sub>OUTH</sub> <sup>(3)</sup>	Output pull-up resistance	I <sub>OUT</sub> = -0.1 A		2.5		Ω
R <sub>OUTL</sub>	Output pull-down resistance	I <sub>OUT</sub> = 0.1 A		0.3		Ω
VOUTH	High level output voltage	I <sub>OUT</sub> = -0.2 A, V <sub>DD</sub> = 18 V		17.5		V
V <sub>OUTL</sub>	Low level output voltage	I <sub>OUT</sub> = 0.2 A		60		mV
V <sub>OUTPD</sub>	Output active pull down on OUT, OUTL	I <sub>OUTL</sub> or I <sub>OUT</sub> = 0.1 × I <sub>OUT(L)(tpy)</sub> , VDD=OPEN, VEE=COM	1.5	2	2.5	V
INTERNAL AC	TIVE MILLER CLAMP					
V <sub>CLMPTH</sub>	Miller clamp threshold voltage	Reference to VEE	1.5	2.0	2.5	V
V <sub>CLMPI</sub>	Output low clamp voltage	I <sub>CLMPI</sub> = 1 A		/EE + 0.5	2.5	v
	Output low clamp voltage	$V_{\text{CLMPI}} = 0 \text{ V, VEE} = -2.5 \text{ V}$	•	4		A
				0.6		
R <sub>CLMPI</sub>	Miller clamp pull down resistance	I <sub>CLMPI</sub> = 0.2 A		0.0		Ω



#### 6.8 Electrical Characteristics (continued)

VCC = 3.3 V or 5.0 V, 1-µF capacitor from VCC to GND, VDD - COM = 20 V, 18 V or 15 V, COM - VEE = 0 V, 5 V, 8 V or 15 V, C<sub>L</sub> = 100 pF,  $-40^{\circ}$ C < T<sub>J</sub> < 150°C (unless otherwise noted)<sup>(1) (2)</sup>.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DCLMPI</sub>	Miller clamp ON delay time	C <sub>L</sub> = 1.8 nF		15	50	ns
SHORT CIRCU	JIT CLAMPING					
V <sub>CLP-OUT(H)</sub>	V <sub>OUT</sub> VDD, V <sub>OUTH</sub> VDD	OUT = Low, I <sub>OUT(H)</sub> = 500 mA, t <sub>CLP</sub> =1 0 us		0.9		V
V <sub>CLP-OUT(L)</sub>	V <sub>OUT</sub> VDD, V <sub>OUTL</sub> VDD	OUT = High, $I_{OUT(L)}$ = 500 mA, $t_{CLP}$ = 10 us		1.8		V
V <sub>CLP-CLMPI</sub>	V <sub>CLMPI</sub> –VDD	OUT = High, I <sub>CLMPI</sub> = 20 mA, t <sub>CLP</sub> = 10 us		1.0		V
DESAT PROTE	ECTION					
I <sub>CHG</sub>	Blanking capacitor charge current	V <sub>DESAT</sub> = 2.0 V	430	500	570	μA
I <sub>DCHG</sub>	Blanking capacitor discharge current	V <sub>DESAT</sub> = 6.0 V	10	15		mA
V <sub>DESAT</sub>	Detection Threshold		8.5	9.15	9.8	V
t <sub>DESATLEB</sub>	Leading edge blank time			200		ns
t <sub>DESATFIL</sub>	DESAT deglitch filter		50	140	230	ns
t <sub>DESATOFF</sub>	DESAT propagation delay to OUT(L) 90%		150	200	300	ns
t <sub>DESATFLT</sub>	DESAT to FLT low delay		400	580	750	ns
INTERNAL SO	FT TURN-OFF					
I <sub>STO</sub>	Soft turn-off current on fault conditions	V <sub>DD</sub> -V <sub>EE</sub> =20V, V <sub>OUTL</sub> -COM=8V	250	400	570	mA
ISOLATED TEI	MPERATURE SENSE AND MONITOR (AIN-AP	WM)				
V <sub>AIN</sub>	Analog sensing voltage range		0.6		4.5	V
I <sub>AIN</sub>	Internal current source	V <sub>AIN</sub> = 2.5 V, -40°C < T <sub>J</sub> < 150°C	196	200	209	μA
f <sub>APWM</sub>	APWM output frequency	V <sub>AIN</sub> = 2.5 V	380	400	420	kHz
BW <sub>AIN</sub>	AIN–APWM bandwidth			10		kHz
		V <sub>AIN</sub> = 0.6 V	86.5	88	89.5	
D <sub>APWM</sub>	APWM Dutycycle	V <sub>AIN</sub> = 2.5 V	48.5	50	51.5	%
		V <sub>AIN</sub> = 4.5 V	7.5	10	11.5	
FLT AND RDY	REPORTING					
t <sub>RDYHLD</sub>	VDD UVLO RDY low minimum holding time		0.55		1	ms
t <sub>FLTMUTE</sub>	Output mute time on fault	Reset fault through RST/EN	0.55		1	ms
R <sub>ODON</sub>	Open drain output on resistance	I <sub>ODON</sub> = 5 mA		30		Ω
V <sub>ODL</sub>	Open drain low output voltage	I <sub>ODON</sub> = 5 mA			0.3	V
	DE TRANSIENT IMMUNITY	1				
CMTI	Common-mode transient immunity		150			V/ns

(1)

Current are positive into and negative out of the specified terminal. All voltages are referenced to COM unless otherwise notified. (2)

For internal PMOS only. Refer to Section 8.3.2 for effective pull-up resistance. (3)

# 6.9 Safety-Related Certifications

VDE	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Recognized under UL 1577 Component Recognition Program, CSA Component Acceptance Notice 5A
Reinforced insulation Maximum transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> ; Maximum surge isolation voltage, 8000 V <sub>PK</sub>	Single protection, 5700 V <sub>RMS</sub>
Certificate number: 40040142	File Number: E181974




# 6.10 Switching Characteristics

VCC=5.0V, 1uF capacitor from VCC to GND, VDD–COM=20V, 18V or 15V, COM–VEE = 3V, 5V or 8V, C<sub>L</sub>=100pF, –  $40^{\circ}$ C<T<sub>J</sub><150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PDHL</sub>	Propagation delay time – High to Low		60	90	130	
t <sub>PDLH</sub>	Propagation delay time – Low to High		60	90	130	
PWD	Pulse width distortion  t <sub>PDHL</sub> – t <sub>PDLH</sub>				30	
t <sub>sk-pp</sub>	Part to Part skew	Rising or Falling Propagation Delay			30	ns
t <sub>r</sub>	Driver output rise time	C <sub>L</sub> = 10 nF		33		
t <sub>f</sub>	Driver output fall time	C <sub>L</sub> = 10 nF		27		
f <sub>MAX</sub>	Maximum switching frequency				1	MHz




#### **6.11 Insulation Characteristics Curves**







# 6.12 Typical Characteristics





















# 7 Parameter Measurement Information

# 7.1 Propagation Delay

#### 7.1.1 Regular Turn-OFF

Figure 7-1 shows the propagation delay measurement for non-inverting configurations. Figure 7-2 shows the propagation delay measurement with the inverting configurations.




Figure 7-1. Non-inverting Logic Propagation Delay Measurement





Figure 7-2. Inverting Logic Propagation Delay Measurement



# 7.2 Input Deglitch Filter

In order to increase the robustness of gate driver over noise transient and accidental small pulses on the input pins, that is. IN+, IN-,  $\overline{RST}$ /EN, a 40-ns deglitch filter is designed to filter out the transients and make sure there is no faulty output responses or accidental driver malfunctions. When the IN+ or IN- PWM pulse is smaller than the input deglitch filter width,  $T_{INFIL}$ , there is no responses on OUT drive signal. Figure 7-3 and Figure 7-4 show the IN+ pin ON and OFF pulse deglitch filter effect. Figure 7-5 and Figure 7-6 show the IN- pin ON and OFF pulse deglitch filter effect.





#### 7.3 Active Miller Clamp

### 7.3.1 Internal On-Chip Active Miller Clamp

For a gate driver application with unipolar bias supply or bipolar supply with small negative turn-off voltage, active miller clamp can help add a additional low impedance path to bypass the miller current and prevent the high dV/dt introduced unintentional turn-on through the miller capacitance. Figure 7-7 shows the timing diagram for on-chip internal miller clamp function.




Figure 7-7. Timing Diagram for Internal Active Miller Clamp Function



# 7.4 Undervoltage Lockout (UVLO)

UVLO is one of the key protection features designed to protect the system in case of bias supply failures on VCC — primary side power supply, and VDD — secondary side power supply.

# 7.4.1 VCC UVLO

The VCC UVLO protection details are discussed in this section. Figure 7-8 shows the timing diagram illustrating the definition of UVLO ON/OFF threshold, deglitch filter, response time, RDY and AIN–APWM.




Figure 7-8. VCC UVLO Protection Timing Diagram



# 7.4.2 VDD UVLO

The VDD UVLO protection details are discussed in this section. Figure 7-9 shows the timing diagram illustrating the definition of UVLO ON/OFF threshold, deglitch filter, response time, RDY and AIN–APWM.




Figure 7-9. VDD UVLO Protection Timing Diagram



# 7.5 Desaturation (DESAT) Protection

### 7.5.1 DESAT Protection with Soft Turn-OFF

DESAT function is used to detect  $V_{DS}$  for SiC-MOSFETs or  $V_{CE}$  for IGBTs under over current conditions. Figure 7-10 shows the timing diagram of DESAT operation with soft turn-off during the turning on transition.




Figure 7-10. DESAT Protection With Soft Turn-OFF During Turn-ON Transition






Figure 7-11 shows the timing diagram of DESAT protection while the power device is already turned on.

Figure 7-11. DESAT Protection With Soft Turn-OFF While Power Device is ON



# 8 Detailed Description

### 8.1 Overview

The UCC21750-Q1 device is an advanced isolated gate driver with state-of-art protection and sensing features for SiC MOSFETs and IGBTs. The device can support up to 2121-V DC operating voltage based on SiC MOSFETs and IGBTs, and can be used to above 10-kW applications, such as HEV/EV traction inverter, motor drive, on-board and off-board battery charger, solar inverter, and so forth. The galvanic isolation is implemented by the capacitive isolation technology, which can realize a reliable reinforced isolation between the low voltage DSP/MCU and high voltage side.


The ±10-A peak sink and source current of the UCC21750-Q1 can drive the SiC MOSFET modules and IGBT modules directly without an extra buffer. The driver can also be used to drive higher power modules or parallel modules with external buffer stage. The input side is isolated with the output side with a reinforced isolation barrier based on capacitive isolation technology. The device can support up to 1.5-kV<sub>RMS</sub> working voltage, 12.8-kV<sub>PK</sub> surge immunity with longer than 40 years isolation barrier life. The strong drive strength helps to switch the device fast and reduce the switching loss, while the 150-V/ns minimum CMTI assures the reliability of the system with fast switching speed. The small propagation delay and part-to-part skew can minimize the deadtime setting, so the conduction loss can be reduced.

The device includes extensive protection and monitor features to increase the reliability and robustness of the SiC MOSFET and IGBT based systems. The 12-V output side power supply UVLO is suitable for switches with gate voltage  $\geq$  15 V. The active miller clamp feature prevents the false turn on causing by miller capacitance during fast switching. The device has the state-of-art DESAT detection time and fault reporting function to the low voltage side DSP/MCU. The soft turn-off is triggered when the DESAT fault is detected, minimizing the short circuit energy while reducing the overshoot voltage on the switches.

The isolated analog to PWM sensor can be used as switch temperature sensing, DC bus voltage sensing, auxiliary power supply sensing, and so forth. The PWM signal can be fed directly to DSP/MCU or through a low-pass-filter as an analog signal.



### 8.2 Functional Block Diagram



# 8.3 Feature Description

#### 8.3.1 Power Supply

The input side power supply VCC can support a wide voltage range from 3 V to 5.5 V. The device supports both unipolar and bipolar power supply on the output side, with a wide range from 13 V to 33 V from VDD to VEE. The negative power supply with respect to switch source or emitter is usually adopted to avoid false turn on when the other switch in the phase leg is turned on. The negative voltage is especially important for SiC MOSFET due to its fast switching speed.

#### 8.3.2 Driver Stage

The UCC21750-Q1 has ±10-A peak drive strength and is suitable for high power applications. The high drive strength can drive a SiC MOSFET module, IGBT module or paralleled discrete devices directly without extra buffer stage. The UCC21750-Q1 can also be used to drive higher power modules or parallel modules with extra buffer stage. Regardless of the values of VDD, the peak sink and source current can be kept at 10 A. The driver features an important safety function wherein, when the input pins are in floating condition, the OUTH/OUTL is

Copyright © 2023 Texas Instruments Incorporated



held in LOW state. The split output of the driver stage is depicted in Figure 8-1. The driver has rail-to-rail output by implementing a hybrid pull-up structure with a P-Channel MOSFET in parallel with an N-Channel MOSFET, and an N-Channel MOSFET to pulldown. The pull-up NMOS is the same as the pull down NMOS, so the on resistance  $R_{NMOS}$  is the same as  $R_{OL}$ . The hybrid pull-up structure delivers the highest peak-source current when it is most needed, during the miller plateau region of the power semiconductor turn-on transient. The  $R_{OH}$  in Figure 8-1 represents the on-resistance of the pull-up P-Channel MOSFET. However, the effective pull-up resistance is much smaller than  $R_{OH}$ . Because the pull-up N-Channel MOSFET has much smaller on-resistance than the P-Channel MOSFET, the pull-up N-Channel MOSFET dominates most of the turn-on transient, until the voltage on OUTH pin is about 3 V below VDD voltage. The effective resistance of the hybrid pull-up structure during this period is about 2 ×  $R_{OL}$ . Then the P-Channel MOSFET pulls up the OUTH voltage to VDD rail. The low pull-up impedance results in strong drive strength during the turn-on transient, which shortens the charging time of the input capacitance of the power semiconductor and reduces the turn on switching loss.

The pull-down structure of the driver stage is implemented solely by a pull-down N-Channel MOSFET. This MOSFET can ensure the OUTL voltage be pulled down to VEE rail. The low pull-down impedance not only results in high sink current to reduce the turn-off time, but also helps to increase the noise immunity considering the miller effect.




Figure 8-1. Gate Driver Output Stage

# 8.3.3 VCC and VDD Undervoltage Lockout (UVLO)

The UCC21750-Q1 implements the internal UVLO protection feature for both input and output power supplies VCC and VDD. When the supply voltage is lower than the threshold voltage, the driver output is held as LOW. The output only goes HIGH when both VCC and VDD are out of the UVLO status. The UVLO protection feature not only reduces the power consumption of the driver itself during low power supply voltage condition, but also increases the efficiency of the power stage. For SiC MOSFET and IGBT, the on-resistance reduces while the gate-source voltage or gate-emitter voltage increases. If the power semiconductor is turned on with a low VDD value, the conduction loss increases significantly and can lead to a thermal issue and efficiency reduction of the power stage. The UCC21750-Q1 implements a 12-V threshold voltage of VDD UVLO, with 800-mV hysteresis. This threshold voltage is suitable for both SiC MOSFET and IGBT.

The UVLO protection block features with hysteresis and deglitch filter, which help to improve the noise immunity of the power supply. During the turn-on and turn-off switching transient, the driver sources and sinks a peak



transient current from the power supply, which can result in sudden voltage drop of the power supply. With hysteresis and UVLO deglitch filter, the internal UVLO protection block ignores small noises during the normal switching transients.

The timing diagrams of the UVLO feature of VCC and VDD are shown in Figure 7-8, and Figure 7-9. The RDY pin on the input side is used to indicate the power good condition. The RDY pin is open drain. During UVLO condition, the RDY pin is held in low status and connected to GND. Normally the pin is pulled up externally to VCC to indicate the power good. The AIN-APWM function stops working during the UVLO status. The APWM pin on the input side is held LOW.

#### 8.3.4 Active Pulldown

The UCC21750-Q1 implements an active pulldown feature to ensure the OUTH/OUTL pin clamping to VEE when the VDD is open. The OUTH/OUTL pin is in high-impedance status when VDD is open, the active pulldown feature can prevent the output be false turned on before the device is back to control.




Figure 8-2. Active Pulldown

#### 8.3.5 Short Circuit Clamping

During short circuit condition, the miller capacitance can cause a current sinking to the OUTH/OUTL/CLMPI pin due to the high dV/dt and boost the OUTH/OUTL/CLMPI voltage. The short circuit clamping feature of the UCC21750-Q1 can clamp the OUTH/OUTL/CLMPI pin voltage to be slightly higher than VDD, which can protect the power semiconductors from a gate-source and gate-emitter overvoltage breakdown. This feature is realized by an internal diode from the OUTH/OUTL/CLMPI to VDD.






Figure 8-3. Short Circuit Clamping

#### 8.3.6 Internal Active Miller Clamp

Active miller clamp feature is important to prevent the false turn-on while the driver is in OFF state. In applications which the device can be in synchronous rectifier mode, the body diode conducts the current during the deadtime while the device is in OFF state, the drain-source or collector-emitter voltage remains the same and the dV/dt happens when the other power semiconductor of the phase leg turns on. The low internal pull-down impedance of the UCC21750-Q1 can provide a strong pulldown to hold the OUTL to VEE. However, external gate resistance is usually adopted to limit the dV/dt. The miller effect during the turn on transient of the other power semiconductor can cause a voltage drop on the external gate resistor, which boost the gate-source or gate-emitter voltage. If the voltage on  $V_{GS}$  or  $V_{GE}$  is higher than the threshold voltage of the power semiconductor, a shoot through can happen and cause catastrophic damage. The active miller clamp feature of the UCC21750-Q1 drives an internal MOSFET, which connects to the device gate. The MOSFET is triggered when the gate voltage is lower than  $V_{CLMPTH}$ , which is 2 V above VEE, and creates a low impedance path to avoid the false turn on issue.




Figure 8-4. Active Miller Clamp



#### 8.3.7 Desaturation (DESAT) Protection

The UCC21750-Q1 implements a fast overcurrent and short circuit protection feature to protect the IGBT module from catastrophic breakdown during fault. The DESAT pin of the device has a typical 9-V threshold with respect to COM, source or emitter of the power semiconductor. When the input is in floating condition, or the output is held in low state, the DESAT pin is pulled down by an internal MOSFET and held in LOW state, which prevents the overcurrent and short circuit fault from false triggering. The internal current source of the DESAT pin is activated only during the driver ON state, which means the overcurrent and short circuit protection feature only works when the power semiconductor is in on state. The internal pulldown MOSFET helps to discharge the voltage of DESAT pin when the power semiconductor is turned off. The UCC21750-Q1 features a 200-ns internal leading edge blanking time after the OUTH switches to high state. The internal current source is activated to charge the external blanking capacitor after the internal leading edge blanking time. The typical value of the internal current source is 500 µA.




Figure 8-5. DESAT Protection

#### 8.3.8 Soft Turn-Off

The UCC21750-Q1 initiates a soft turn-off when the overcurrent and short circuit protection is triggered. When the overcurrent and short circuit fault happens, the IGBT transits from the active region to the desaturation region very fast. The channel current is controlled by the gate voltage and decreasing in a soft manner, thus the overshoot of the IGBT is limited and prevents the overvoltage breakdown. There is a tradeoff between the overshoot voltage and short circuit energy. The turn off speed must to be slow to limit the overshoot voltage, but the shutdown time must not be too long that the large energy dissipation can breakdown the device. The 400-mA soft turn-off current of the UCC21750-Q1 makes sure the power switches is safely turned off during short circuit events. The timing diagram of soft turn-off shows in Figure 7-10.




Figure 8-6. Soft Turn-Off

# 8.3.9 Fault (FLT, Reset, and Enable (RST/EN)

The  $\overline{FLT}$  pin of the UCC21750-Q1 is open drain and can report a fault signal to the DSP/MCU when the fault is detected through the DESAT pin. The  $\overline{FLT}$  pin is pulled down to GND after the fault is detected, and is held low until a reset signal is received from  $\overline{RST}$ /EN. The device has a fault mute time  $t_{FLTMUTE}$ , within which the device ignores any reset signal.

The  $\overline{RST}/EN$  is pulled down internally by a 50-k $\Omega$  resistor, and is thus disabled by default when this pin is floating. Pull up externally to enable the driver. The pin has two purposes:

- To reset the FLT pin: to reset, then RST/EN pin is pulled low; if the pin is set and held in low state for more than t<sub>RSTFIL</sub> after the mute time t<sub>FLTMUTE</sub>, then the fault signal is reset and FLT is reset back to the high impedance status at the rising edge of the input signal at RST/EN pin.
- Enable and shutdown the device: if the RST/EN pin is pulled low for longer than t<sub>RSTFIL</sub>, the driver disables and OUTL is activated to pull down the gate of the IGBT or SiC MOSFET. The pin must be pulled up externally to enable the part, otherwise the device is disabled by default.

#### 8.3.10 Isolated Analog to PWM Signal Function

The UCC21750-Q1 features an isolated analog to PWM signal function from AIN to APWM pin, which allows the isolated temperature sensing, high voltage dc bus voltage sensing, and so forth. An internal current source  $I_{AIN}$  in AIN pin is implemented in the device to bias an external thermal diode or temperature sensing resistor. The UCC21750-Q1 encodes the voltage signal  $V_{AIN}$  to a PWM signal, passing through the reinforced isolation barrier, and output to APWM pin on the input side. The PWM signal can either be transferred directly to DSP/MCU to calculate the duty cycle, or filtered by a simple RC filter as an analog signal. The AIN voltage



input range is from 0.6 V to 4.5 V, and the corresponding duty cycle of the APWM output ranges from 88% to 10%. The duty cycle increases linearly from 10% to 88% while the AIN voltage decreases from 4.5 V to 0.6 V. This action corresponds to the temperature coefficient of the negative temperature coefficient (NTC) resistor and thermal diode. When AIN is floating, the AIN voltage is 5 V and the APWM operates at 400 kHz with approximately 10% duty cycle. The accuracy of the duty cycle is  $\pm 3\%$  across temperature without one time calibration. The accuracy can be improved using calibration. The accuracy of the internal current source  $I_{AIN}$  is  $\pm 3\%$  across temperature.

The isolated analog to PWM signal feature can also support other analog signal sensing, such as the high voltage dc bus voltage, and so forth. The internal current source  $I_{AIN}$  must be taken into account when designing the potential divider if sensing a high voltage.




Figure 8-7. Isolated Analog to PWM Signal

# 8.4 Device Functional Modes

The Table 8-1 lists the device function.

	INPUT							C	UTPUT		
VCC	VDD	VEE	IN+	IN-	RST/EN	AIN	RDY	FLT	OUTH/ OUTL	CLMPI	APWM
PU	PD	PU	Х	Х	х	Х	Low	HiZ	Low	Low	Low
PD	PU	PU	Х	Х	Х	Х	Low	HiZ	Low	Low	Low
PU	PU	PU	Х	Х	Low	Х	HiZ	HiZ	Low	Low	Low
PU	Open	PU	Х	Х	Х	Х	Low	HiZ	HiZ	HiZ	HiZ
PU	PU	Open	Х	Х	Х	Х	Low	HiZ	Low	Low	Low
PU	PU	PU	Low	Х	High	Х	HiZ	HiZ	Low	Low	Ρ*
PU	PU	PU	Х	High	High	Х	HiZ	HiZ	Low	Low	Ρ*
PU	PU	PU	High	High	High	Х	HiZ	HiZ	Low	Low	Ρ*
PU	PU	PU	High	Low	High	Х	HiZ	HiZ	High	HiZ	Ρ*

Table 8-1. Function Table

PU: Power Up (VCC  $\geq$  2.85 V, VDD  $\geq$  13.1 V, VEE  $\leq$  0 V); PD: Power Down (VCC  $\leq$  2.35 V, VDD  $\leq$  9.9 V); X: Irrelevant; P\*: PWM Pulse; HiZ: High Impedance



# 9 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The UCC21750-Q1 device is very versatile because of the strong drive strength, wide range of output power supply, high isolation ratings, high CMTI and superior protection and sensing features. The 1.5-kVRMS working voltage and 12.8-kVPK surge immunity can support up both SiC MOSFET and IGBT modules with DC bus voltage up to 2121 V. The device can be used in both low power and high power applications such as the traction inverter in HEV/EV, on-board charger and charging pile, motor driver, solar inverter, industrial power supplies and so forth. The device can drive the high power SiC MOSFET module, IGBT module or paralleled discrete device directly without external buffer drive circuit based on NPN/PNP bipolar transistor in totem-pole structure, which allows the driver to have more control to the power supply and microcontroller signal from 3.3 V to 5 V, and the device level shifts the signal to output side through reinforced isolation barrier. The device has wide output power supply range from 13 V to 33 V and support wide range of negative power supply. This feature allows the driver to be used in SiC MOSFET applications, IGBT application and many others. The 12-V UVLO benefits the power semiconductor with lower conduction loss and improves the system efficiency. As a reinforced isolated single channel driver, the device can be used to drive either a low-side or high-side driver.

The UCC21750-Q1 device features extensive protection and monitoring features, which can monitor, report and protect the system from various fault conditions.

- Fast detection and protection for the overcurrent and short circuit fault. The semiconductor is shutdown when the fault is detected and FLT pin is pulled down to indicate the fault detection. The device is latched unless reset signal is received from the RST/EN pin.
- Soft turn-off feature to protect the power semiconductor from catastrophic breakdown during overcurrent and short circuit fault. The shutdown energy can be controlled while the overshoot of the power semiconductor is limited.
- UVLO detection to protect the semiconductor from excessive conduction loss. After the device is detected to be in UVLO mode, the output is pulled down and RDY pin indicates the power supply is lost. The device is back to normal operation mode after the power supply is out of the UVLO status. The power good status can be monitored from the RDY pin.
- Analog signal sensing with isolated analog to PWM signal feature. This feature allows the device to sense the temperature of the semiconductor from the thermal diode or temperature sensing resistor, or dc bus voltage with resistor divider. A PWM signal is generated on the low voltage side with reinforced isolated from the high voltage side. The signal can be fed back to the microcontroller for the temperature monitoring, voltage monitoring and so forth.
- The active miller clamp feature protects the power semiconductor from false turn on.
- Enable and disable function through the RST/EN pin.
- Short circuit clamping.
- Active pulldown.

# 9.2 Typical Application

Figure 9-1 shows the typical application of a half bridge using two UCC21750-Q1 isolated gate drivers. The half bridge is a basic element in various power electronics applications such as traction inverter in HEV/EV to convert the DC current of the electric vehicle's battery to the AC current to drive the electric motor in the propulsion



system. The topology can also be used in motor drive applications to control the operating speed and torque of the AC motors.




Figure 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

The design of the power system for end equipment must consider some design requirements to ensure the reliable operation of the UCC21750-Q1 through the load range. The design considerations include the peak source and sink current, power dissipation, overcurrent and short circuit protection, AIN-APWM function for analog signal sensing and so forth.

A design example for a half bridge based on IGBT is given in this subsection. Table 9-1 shows the design parameters.

PARAMETER	VALUE				
Input supply voltage	5 V				
IN-OUT configuration	Non-inverting				
Positive output voltage VDD	15 V				
Negative output voltage VEE	–5 V				
DC bus voltage	800 V				
Peak drain current	300 A				
Switching frequency	50 kHz				
Switch type	IGBT module				

Table	9-1.	Desian	<b>Parameters</b>
	•		



#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Input Filters for IN+, IN–, and RST/EN

In the applications of traction inverter or motor drive, the power semiconductors are in hard switching mode. With the strong drive strength of the UCC21750-Q1, the dV/dt can be high, especially for SiC MOSFET. Noise cannot only be coupled to the gate voltage due to the parasitic inductance, but also to the input side as the non-ideal PCB layout and coupled capacitance.

The UCC21750-Q1 features a 40-ns internal deglitch filter to IN+, IN– and RST/EN pin. Any signal less than 40 ns can be filtered out from the input pins. For noisy systems, external low-pass filter can be added externally to the input pins. Adding low-pass filters to IN+, IN– and RST/EN pins can effectively increase the noise immunity and increase the signal integrity. When not in use, the IN+, IN– and RST/EN pins must not be floating. IN– must be tied to GND if only IN+ is used for non-inverting input to output configuration. The purpose of the low-pass filter is to filter out the high frequency noise generated by the layout parasitics. While choosing the low-pass filter resistors and capacitors, both the noise immunity effect and delay time must be considered according to the system requirements.

#### 9.2.2.2 PWM Interlock of IN+ and IN-

The UCC21750-Q1 features the PWM interlock for IN+ and IN– pins, which can be used to prevent the phase leg shoot through issue. As shown in Table 8-1, the output is logic low while both IN+ and IN– are logic high. When only IN+ is used, IN– can be tied to GND. To use the PWM interlock function, the PWM signal of the other switch in the phase leg can be sent to the IN– pin. As shown in Figure 9-2, the PWM\_T is the PWM signal to top side switch, the PWM\_B is the PWM signal to bottom side switch. For the top side gate driver, the PWM\_T signal is given to the IN+ pin, while the PWM\_B signal is given to the IN- pin; for the bottom side gate driver, the PWM\_T and PWM\_B signals are high, the outputs of both gate drivers are logic low to prevent the shoot through condition.




Figure 9-2. PWM Interlock for a Half Bridge

#### 9.2.2.3 FLT, RDY, and RST/EN Pin Circuitry

Both  $\overline{FLT}$  and RDY pin are open-drain output. The  $\overline{RST}$ /EN pin has a 50-k $\Omega$  internal pulldown resistor, so the driver is in OFF status if the  $\overline{RST}$ /EN pin is not pulled up externally. A 5 k $\Omega$  resistor can be used as pullup resistor for the  $\overline{FLT}$ , RDY and  $\overline{RST}$ /EN pins.



To improve the noise immunity due to the parasitic coupling and common mode noise, low pass filters can be added between the  $\overline{FLT}$ , RDY and  $\overline{RST}$ /EN pins and the microcontroller. A filter capacitor between 100 pF to 300 pF can be added.




Figure 9-3. FLT, RDY, and RST/EN Pins Circuitry

#### 9.2.2.4 RST/EN Pin Control

The  $\overline{RST}/EN$  pin has two functions. The pin is used to enable or shutdown the outputs of the driver and to reset the fault signaled on the  $\overline{FLT}$  pin after DESAT is detected.  $\overline{RST}/EN$  pin must to be pulled up to enable the device; when the pin is pulled down, the device is in disabled status. By default the driver is disabled with the internal  $50k\Omega$  pulldown resistor at this pin.

When the driver is latched after DESAT is detected, the  $\overline{FLT}$  pin and output are latched low and must be reset by the  $\overline{RST}$ /EN pin. The microcontroller must send a signal to  $\overline{RST}$ /EN pin after the fault to reset the driver. The driver does not respond until after the mute time t<sub>FLTMUTE</sub>. The reset signal must be held low for at least t<sub>RSTFIL</sub> after the mute time.

This pin can also be used to automatically reset the driver. The continuous input signal IN+ or IN- can be applied to  $\overline{RST}/EN$  pin. There is no separate reset signal from the microcontroller when configuring the driver this way. If the PWM is applied to the non-inverting input IN+, then IN+ can also be tied to  $\overline{RST}/EN$  pin. If the PWM is applied to the inverting input IN-, then a NOT logic is needed between the PWM signal from the microcontroller and the  $\overline{RST}/EN$  pin. Using either configuration results in the driver being reset in every switching cycle without an extra control signal from microcontroller tied to  $\overline{RST}/EN$  pin. One must ensure the PWM off-time is greater than t<sub>RSTFIL</sub> in order to reset the driver in cause of a DESAT fault.

Copyright © 2023 Texas Instruments Incorporated



UCC21750-Q1 SLUSDH9D – SEPTEMBER 2019 – REVISED NOVEMBER 2023




Figure 9-4. Automatic Reset Control

### 9.2.2.5 Turn-On and Turn-Off Gate Resistors

The UCC21750-Q1 features split outputs OUTH and OUTL, which enables the independent control of the turn on and turn off switching speed. The turn on and turn off resistance determine the peak source and sink current, which controls the switching speed in turn. Meanwhile, the power dissipation in the gate driver must be considered to ensure the device is in the thermal limit. At first, the peak source and sink current are calculated as:

$$I_{source_pk} = min(10A, \frac{VDD - VEE}{R_{OH_EFF} + R_{ON} + R_{G_{Int}}})$$

$$I_{sink_pk} = min(10A, \frac{VDD - VEE}{R_{OL} + R_{OFF} + R_{G_{Int}}})$$
(1)

Where

- R<sub>OH\_EFF</sub> is the effective internal pull up resistance of the hybrid pull-up structure, shown in Figure 8-1, which is approximately 2 × R<sub>OL</sub>, about 0.7 Ω. This is the dominant resistance during the switching transient of the pull up structure.
- R<sub>OL</sub> is the internal pulldown resistance, about 0.3 Ω.
- R<sub>ON</sub> is the external turn on gate resistance.
- R<sub>OFF</sub> is the external turn off gate resistance.
- R<sub>G Int</sub> is the internal resistance of the SiC MOSFET or IGBT module.






Figure 9-5. Output Model for Calculating Peak Gate Current

For example, for an IGBT module based system with the following parameters:

- Q<sub>g</sub> = 3300 nC
- R<sub>G\_Int</sub> = 1.7 Ω
   R<sub>ON</sub> = R<sub>OFF</sub> = 1 Ω

The peak source and sink current in this case are:

$$I_{source_pk} = min(10A, \frac{VDD - VEE}{R_{OH_EFF} + R_{ON} + R_{G_{Int}}}) \approx 5.9A$$

$$I_{sink_pk} = min(10A, \frac{VDD - VEE}{R_{OL} + R_{OFF} + R_{G_{Int}}}) \approx 6.7A$$
(2)

Thus, by using a 1- $\Omega$  external gate resistance, the peak source current is 5.9 A, the peak sink current is 6.7 A. The collector-to-emitter dV/dt during the turn on switching transient is dominated by the gate current at the miller plateau voltage. The hybrid pullup structure ensures the peak source current at the miller plateau voltage, unless the turn on gate resistor is too high. The faster the collector-to-emitter, V<sub>ce</sub>, voltage rises to V<sub>DC</sub>, the smaller the turn on switching loss is. The dV/dt can be estimated as Qgc/Isource pk. For the turn off switching transient, the drain-to-source dV/dt is dominated by the load current, unless the turn off gate resistor is too high. After V<sub>ce</sub> reaches the dc bus voltage, the power semiconductor is in saturation mode and the channel current is controlled by Vge. The peak sink current determines the dl/dt, which dominates the Vce voltage overshoot accordingly. If using relatively large turn off gate resistance, the V<sub>ce</sub> overshoot can be limited. The overshoot can be estimated by:

$$\Delta V_{ce} = L_{stray} \cdot I_{load} / \left( \left( R_{OFF} + R_{OL} + R_{G_{Int}} \right) \cdot C_{ies} \cdot \ln(V_{plat} / V_{th}) \right)$$
(3)

Where

- L<sub>strav</sub> is the stray inductance in power switching loop, as shown in Figure 9-6
- $I_{load}$  is the load current, which is the turn off current of the power semiconductor
- Cies is the input capacitance of the power semiconductor
- V<sub>plat</sub> is the plateau voltage of the power semiconductor
- V<sub>th</sub> is the threshold voltage of the power semiconductor






Figure 9-6. Stray Parasitic Inductance of IGBTs in a Half-Bridge Configuration

The power dissipation must be taken into account to maintain the gate driver within the thermal limit. The power loss of the gate driver includes the quiescent loss and the switching loss, which can be calculated as:

$$\mathsf{P}_{\mathsf{D}\mathsf{R}} = \mathsf{P}_{\mathsf{Q}} + \mathsf{P}_{\mathsf{S}\mathsf{W}} \tag{4}$$

 $P_Q$  is the quiescent power loss for the driver, which is  $I_q \times (VDD-VEE) = 5 \text{ mA} \times 20 \text{ V} = 0.100 \text{ W}$ . The quiescent power loss is the power consumed by the internal circuits such as the input stage, reference voltage, logic circuits, protection circuits when the driver is switching when the driver is biased with VDD and VEE, and also the charging and discharing current of the internal circuit when the driver is switching. The power dissipation when the driver is switching can be calculated as:

$$P_{SW} = \frac{1}{2} \cdot \left(\frac{R_{OH\_EFF}}{R_{OH\_EFF} + R_{ON} + R_{G\_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} + R_{G\_Int}}\right) \cdot (VDD - VEE) \cdot f_{sw} \cdot Q_{g}$$
(5)

Where

- Q<sub>g</sub> is the gate charge required at the operation point to fully charge the gate voltage from VEE to VDD
- f<sub>sw</sub> is the switching frequency

In this example, the  $\mathsf{P}_{\mathsf{SW}}$  can be calculated as:

$$P_{SW} = \frac{1}{2} \cdot \left(\frac{R_{OH\_EFF}}{R_{OH\_EFF} + R_{ON} + R_{G\_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} + R_{G\_Int}}\right) \cdot (VDD - VEE) \cdot f_{sw} \cdot Q_{g} = 0.505W$$
(6)

Thus, the total power loss is:

$$P_{DR} = P_Q + P_{SW} = 0.10W + 0.505W = 0.605W$$
(7)

When the board temperature is 125°C, the junction temperature can be estimated as:

$$\mathbf{T}_{j} = \mathbf{T}_{b} + \boldsymbol{\psi}_{jb} \cdot \mathbf{P}_{DR} \approx 150^{\circ} \mathrm{C}$$
(8)

Therefore, for the application in this example, with 125°C board temperature, the maximum switching frequency is approximately 50 kHz to keep the gate driver in the thermal limit. By using a lower switching frequency, or increasing external gate resistance, the gate driver can be operated at a higher switching frequency.

### 9.2.2.6 Overcurrent and Short Circuit Protection

A standard desaturation circuit can be applied to the DESAT pin. If the voltage of the DESAT pin is higher than the threshold  $V_{DESAT}$ , the soft turn-off is initiated. A fault is reported to the input side to DSP/MCU. The output is held to LOW after the fault is detected, and can only be reset by the RST/EN pin. The state-of-art overcurrent and short circuit detection time helps to ensure a short shutdown time for SiC MOSFET and IGBT.

If DESAT pin is not in use, it must be tied to COM to avoid overcurrent fault false triggering.

- TI recommends fast reverse recovery high voltage diode in the desaturation circuit. A resistor is recommended in series with the high voltage diode to limit the inrush current.
- Ti recommends a Schottky diode from COM to DESAT to prevent driver damage caused by negative voltage.
- TI recommends a Zener diode from COM to DESAT to prevent driver damage caused by positive voltage.

## 9.2.2.7 Isolated Analog Signal Sensing

The isolated analog signal sensing feature provides a simple isolated channel for the isolated temperature detection, voltage sensing and so forth. One typical application of this function is the temperature monitor of the power semiconductor. Thermal diodes or temperature sensing resistors are integrated in the SiC MOSFET or IGBT module close to the dies to monitor the junction temperature. The UCC21750-Q1 has an internal 200-uA current source with  $\pm 3\%$  accuracy across temperature, which can forward bias the thermal diodes or create a voltage drop on the temperature sensing resistors. The sensed voltage from the AIN pin is passed through the isolation barrier to the input side and transformed to a PWM signal. The duty cycle of the PWM changes linearly from 10% to 88% when the AIN voltage changes from 4.5 V to 0.6 V and can be represented using Equation 9.

$$D_{APWM}(\%) = -20 * V_{AIN} + 100$$

(9)

### 9.2.2.7.1 Isolated Temperature Sensing

A typical application circuit is shown in Figure 9-7. To sense temperature, the AIN pin is connected to the thermal diode or thermistor which can be discrete or integrated within the power module. TI recommends a low pass filter for the AIN input. Because the temperature signal does not have a high bandwidth, the low pass filter is mainly used for filtering the noise introduced by the switching of the power device, which does not require stringent control for propagation delay. The filter capacitance for C<sub>filt</sub> can be chosen between 1 nF to 100 nF and the filter resistance  $R_{filt}$  between 1  $\Omega$  to 10  $\Omega$  according to the noise level.

The output of APWM is directly connected to the microcontroller to measure the duty cycle dependent on the voltage input at AIN, using Equation 9.






Figure 9-7. Thermal Diode or Thermistor Temperature Sensing Configuration

When a high-precision voltage supply for VCC is used on the primary side of UCC21750-Q1 the duty cycle output of APWM can also be filtered and the voltage measured using the microcontroller's ADC input pin, as shown in Figure 9-8. The frequency of APWM is 400 kHz, so the value for  $R_{filt_2}$  and  $C_{filt_2}$  must be such that the cutoff frequency is below 400 kHz. Temperature does not change rapidly, thus the rise time due to the RC constant of the filter is not under a strict requirement.




Figure 9-8. APWM Channel with Filtered Output

The example below shows the results using a 4.7-k $\Omega$  NTC, NTCS0805E3472FMT, in series with a 3-k $\Omega$  resistor and also the thermal diode using four diode-connected MMBT3904 NPN transistors. The sensed voltage of the 4 MMBT3904 thermal diodes connected in series ranges from about 2.5 V to 1.6 V from 25°C to 135°C, corresponding to 50% to 68% duty cycle. The sensed voltage of the NTC thermistor connected in series with the 3-k $\Omega$  resistor ranges from about 1.5 V to 0.6 V from 25°C to 135°C, corresponding to 70% to 88% duty cycle. The voltage at VAIN of both sensors and the corresponding measured duty cycle at APWM is shown in Figure 9-9.






Figure 9-9. Thermal Diode and NTC V<sub>AIN</sub> and Corresponding Duty Cycle at APWM

The duty cycle output has an accuracy of  $\pm 3\%$  throughout temperature without any calibration, as shown in Figure 9-10 but with single-point calibration at 25°C, the duty accuracy can be improved to  $\pm 1\%$ , as shown in Figure 9-11.




Figure 9-10. APWM Duty Error Without Calibration







Figure 9-11. APWM Duty Error With Single-Point Calibration

### 9.2.2.7.2 Isolated DC Bus Voltage Sensing

The AIN to APWM channel can be used for other applications such as the DC-link voltage sensing, as shown in Figure 9-12. The same filtering requirements as given above can be used in this case, as well. The number of attenuation resistors,  $R_{atten_1}$  through  $R_{atten_n}$ , is dependent on the voltage level and power rating of the resistor. The voltage is finally measured across  $R_{LV_DC}$  to monitor the stepped-down voltage of the HV DC-link which must fall within the voltage range of AIN from 0.6 V to 4.5 V. The driver must be referenced to the same point as the measurement reference, thus in the case shown below the UCC21750-Q1 is driving the lower IGBT in the half-bridge and the DC-link voltage measurement is referenced to COM. The internal current source  $I_{AIN}$  must be taken into account when designing the resistor divider. The AIN pin voltage is:







### 9.2.2.8 Higher Output Current Using an External Current Buffer

To increase the IGBT gate drive current, a non-inverting current buffer (such as the NPN/PNP buffer shown in Figure 9-13) can be used. Inverting types are not compatible with the desaturation fault protection circuitry and must be avoided. The MJD44H11/MJD45H11 pair is appropriate for peak currents up to 15 A, the D44VH10/D45VH10 pair is up to 20-A peak.

In the case of an over-current detection, the soft turn off (STO) is activated. External components must be added to implement STO instead of normal turn off speed when an external buffer is used.  $C_{STO}$  sets the timing for soft turn off and  $R_{STO}$  limits the inrush current to below the current rating of the internal FET (10A).  $R_{STO}$  must be at least (VDD–VEE)/10. The soft turn off timing is determined by the internal current source of 400 mA and the capacitor  $C_{STO}$ .  $C_{STO}$  is calculated using Equation 11.

$$C_{\text{STO}} = \frac{I_{\text{STO}} \cdot t_{\text{STO}}}{\text{VDD} - \text{VEE}}$$

(11)

• I<sub>STO</sub> is the internal STO current source, 400 mA







Figure 9-13. Current Buffer for Increased Drive Strength

## 9.2.3 Application Curves





## **10 Power Supply Recommendations**

During the turn on and turn off switching transient, the peak source and sink current is provided by the VDD and VEE power supply. The large peak current is possible to drain the VDD and VEE voltage level and cause a voltage droop on the power supplies. To stabilize the power supply and ensure a reliable operation, TI recommends a set of decoupling capacitors at the power supplies. Considering the UCC21750-Q1 has  $\pm$ 10-A peak drive strength and can generate high dV/dt, TI recommends a 10-µF bypass cap between VDD and COM, VEE and COM. TI recommends a 1-µF bypass cap between VCC and GND due to less current comparing with output side power supplies. A 0.1-µF decoupling cap is also recommended for each power supply to filter out high frequency noise. The decoupling capacitors must be low ESR and ESL to avoid high frequency noise, and must be placed as close as possible to the VCC, VDD and VEE pins to prevent noise coupling from the system parasitics of PCB layout.



## 11 Layout

## 11.1 Layout Guidelines

Due to the strong drive strength of the UCC21750-Q1, careful considerations must be taken in PCB design. Below are some key points:

- The driver must be placed as close as possible to the power semiconductor to reduce the parasitic inductance of the gate loop on the PCB traces.
- The decoupling capacitors of the input and output power supplies must be placed as close as possible to the power supply pins. The peak current generated at each switching transient can cause high dl/dt and voltage spike on the parasitic inductance of PCB traces.
- The driver COM pin must be connected to the Kelvin connection of SiC MOSFET source or IGBT emitter. If the power device does not have a split Kelvin source or emitter, the COM pin must be connected as close as possible to the source or emitter terminal of the power device package to separate the gate loop from the high power switching loop
- Use a ground plane on the input side to shield the input signals. The input signals can be distorted by the high frequency noise generated by the output side switching transients. The ground plane provides a low-inductance filter for the return current flow.
- If the gate driver is used for the low side switch which the COM pin connected to the dc bus negative, use the ground plane on the output side to shield the output signals from the noise generated by the switch node; if the gate driver is used for the high side switch, which the COM pin is connected to the switch node, ground plane is not recommended
- If ground plane is not used on the output side, separate the return path of the DESAT and AIN ground loop from the gate loop ground which has large peak source and sink current.
- No PCB trace or copper is allowed under the gate driver. TI recommends a PCB cutout to avoid any noise coupling between the input and output side which can contaminate the isolation barrier.



# 11.2 Layout Example




Figure 11-1. Layout Example



## 12 Device and Documentation Support

## 12.1 Device Support

### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## **12.2 Documentation Support**

### 12.2.1 Related Documentation

For related documentation see the following:

Isolation Glossary

### **12.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **12.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 12.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
UCC21750QDWQ1	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21750Q	
UCC21750QDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	Call TI   NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21750Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

14-Mar-2024

#### OTHER QUALIFIED VERSIONS OF UCC21750-Q1 :

Catalog : UCC21750

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



www.ti.com

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



,	All dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	UCC21750QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Mar-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UCC21750QDWRQ1	SOIC	DW	16	2000	356.0	356.0	35.0	

## TEXAS INSTRUMENTS

www.ti.com

1-Mar-2024

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
UCC21750QDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6

# **DW 16**

# **GENERIC PACKAGE VIEW**

# SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DW0016B**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# DW0016B

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0016B

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated