





UCC23113 SLUSFC2 – AUGUST 2023

# UCC23113 5-A, 5-A, Opto-Compatible Single-Channel Functional Isolated Gate Driver with UVLO

## 1 Features

**TEXAS** 

INSTRUMENTS

- 1.5-kV<sub>DC</sub> single channel isolated gate driver with opto-compatible input
- Pin-to-pin, drop in upgrade for opto isolated gate drivers
- 5-A source / 5-A sink, peak output current
- Maximum 30-V output driver supply voltage
- 12-V VDD undervoltage lockout
- Rail-to-rail output
- 105-ns (maximum) propagation delay
- · 25-ns (maximum) part-to-part delay matching
- 35-ns (maximum) pulse width distortion
- 100-kV/µs (minimum) common-mode transient immunity (CMTI)
- 5-V reverse polarity voltage handling capability on input stage supporting interlock
- Stretched SO-6 package with >8.5-mm creepage and clearance
- Operating junction temperature, T<sub>J</sub>: –40°C to +150°C

## 2 Applications

- Industrial motor-control drives
- Solar inverters
- Industrial power supplies, UPS
- Induction heating

## **3 Description**

The UCC23113 opto-compatible, single-channel, isolated gate driver for IGBTs, MOSFETs and SiC MOSFETs, with 5-A source and 5-A sink peak output current and 1.5-kV<sub>DC</sub> functional isolation. The high

supply voltage range of 30 V allows the use of bipolar supplies to effectively drive IGBTs and SiC power FETs. The UCC23113 can drive both low-side and high-side power FETs.


Key features and characteristics bring significant performance and reliability upgrades over standard opto-coupler based gate drivers while maintaining pin-to-pin compatibility in both schematic and layout design. Performance highlights include high commonmode transient immunity (CMTI), low propagation delay, and small pulse width distortion. Tight process control results in small part-to-part skew. The input stage is an emulated diode (e-diode) which means long term reliability and excellent aging characteristics compared to traditional LEDs found in optocoupler gate drivers. It is offered in a stretched SO6 package with >8.5-mm creepage and clearance, and a mold compound from material group I which has a comparative tracking index (CTI) > 600 V.

The high performance and reliability of the UCC23113 makes it ideal for use in all types of motor drives, solar inverters, industrial power supplies, and appliances. The higher operating temperature opens up opportunities for applications not previously able to be supported by traditional optocouplers.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	UVLO Level
UCC23113CDWYR	Stretched SO-6	12 V

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Schematic** 



## **Table of Contents**

	itures	
	plications	
3 Des	scription	1
	vision History	
	Configuration and Function	
6 Spe	ecifications	4
6.1	Absolute Maximum Ratings	4
6.2	ESD Ratings	4
6.3	Recommended Operating Conditions	4
6.4	Thermal Information	4
	Power Ratings	
6.6	Insulation Specifications	6
6.7	Electrical Characteristics	7
6.8	Switching Characteristics	7
6.9	Typical Characteristics	8
	ameter Measurement Information	
7.1	Propagation Delay, Rise Time and Fall Time	11
7.2	I <sub>OH</sub> and I <sub>OL</sub> testing	11
	CMTI Testing	
	ailed Description	
	Overview	

8.2 Functional Block Diagram	. 12
8.3 Feature Description.	
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
11.3 PCB Material	
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 Receiving Notification of Documentation Updates.	
12.4 Support Resources	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 Glossary	
13 Mechanical, Packaging, and Orderable	.50
Information	21
וווטווומנוטוו	. 51


## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2023	*	Initial Release



## **5** Pin Configuration and Function



## Figure 5-1. UCC23113 DWY Package SOIC-6 Top View

#### Table 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.		DESCRIPTION	
ANODE	1	I	Anode	
CATHODE	3	I	Cathode	
NC	2	-	o Connection	
V <sub>DD</sub>	6	Р	ositive output supply rail	
V <sub>EE</sub>	4	Р	egative output supply rail	
V <sub>OUT</sub>	5	0	Gate-drive output	

(1) P = Power, G = Ground, I = Input, O = Output

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

Over operating free air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Average Input Current	I <sub>F(AVG)</sub>	-	25	mA
Peak Transient Input Current	I <sub>F(TRAN)</sub> <1us pulse, 300pps		1	А
Reverse Input Voltage	V <sub>R(MAX)</sub>		6	V
Output supply voltage	V <sub>DD</sub> – V <sub>EE</sub>	-0.3	36	V
Output DC Steady State Voltage	V <sub>OUT(DC)</sub>	VEE-0.5	VDD+0.5	V
Output Transient Voltage	V <sub>OUT(TRAN)</sub>	VEE-5	VDD+5	V
Junction temperature	T <sub>J</sub> <sup>(2)</sup>	-40	150	°C
Storage temperature	T <sub>stg</sub>	-65	150	°C
Input-to-output operating voltage	V <sub>IO</sub>		1500	V <sub>DC</sub>

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) To maintain the recommended operating conditions for  $T_J$ , see Section 6.4.

#### 6.2 ESD Ratings

			VALUE	UNIT
Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000		
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VDD	Output Supply Voltage(V <sub>DD</sub> - V <sub>EE</sub> ) - 12V UVLO	13	30	V
I <sub>F</sub> (ON)	Input Diode Forward Current (Diode "ON")	7	16	mA
V <sub>F</sub> (OFF)	Anode voltage - Cathode voltage (Diode "OFF")	-5	0.8	V
TJ	Junction temperature	-40	150	°C
T <sub>A</sub>	Ambient temperature	-40	125	°C
V <sub>IO</sub>	Input-to-output operating voltage		1500	V <sub>DC</sub>

#### 6.4 Thermal Information

		UCC23113	
THERMAL METRIC <sup>(1)</sup>		DWY (SOIC-6)	UNIT
		6 PINS	
R <sub>qJA</sub>	Junction-to-ambient thermal resistance	138	°C/W
R <sub>qJC(top)</sub>	Junction-to-case (top) thermal resistance	79.2	°C/W
R <sub>qJB</sub>	Junction-to-board thermal resistance	76.4	°C/W
Y <sub>JT</sub>	Junction-to-top characterization parameter	44.9	°C/W



## 6.4 Thermal Information (continued)

	UCC23113	
THERMAL METRIC <sup>(1)</sup>	DWY (SOIC-6)	UNIT
	6 PINS	
Y <sub>JB</sub> Junction-to-board characterization parameter	72.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>	Maximum power dissipation on input and output <sup>(1)</sup>	$V_{DD}$ - $V_{EE}$ = 20 V, I <sub>F</sub> = 10mA, 10-kHz, 50% duty cycle, square wave, 180-nF load, T <sub>a</sub> =25°C			750	mW
P <sub>D1</sub>	Maximum input power dissipation <sup>(2)</sup>				10	mW
P <sub>D2</sub>	Maximum output power dissipation				740	mW



## 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	SPECIFIC ATION	UNIT
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>8.5	mm
CPG	External Creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	V
	Material Group	According to IEC 60664-1	I	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(2)</sup>		0.5	pF
R <sub>IO</sub>	Insulation resistance, input to output <sup>(2)</sup>		>10 <sup>9</sup>	Ω

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.

(2) All pins on each side of the barrier tied together creating a two-pin device.



#### **6.7 Electrical Characteristics**

Over recommended operating conditions unless otherwise noted. All typical values are at TA = 25°C, VDD-VEE= 15V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT					L.	
I <sub>FLH</sub>	Input Forward Threshold Current Low to High	V <sub>DD</sub> - V <sub>EE</sub> = 15V	1.5	2.8	4	mA
V <sub>F</sub>	Input Forward Voltage	I <sub>F</sub> =10 mA	1.8	2.1	2.4	V
ΔV <sub>F</sub> /ΔT	Temp Coefficient of Input Forward Voltage	I <sub>F</sub> =10 mA		1	1.35	mV/ºC
V <sub>R</sub>	Input Reverse Breakdown Voltage	I <sub>R</sub> = 10 uA	6			V
C <sub>IN</sub>	Input Capacitance	F = 0.5 MHz		15		pF
OUTPUT					I	
I <sub>OH</sub>	Output Peak Source Current	$\label{eq:IF} \begin{array}{l} I_F = 10 \text{ mA}, V_{DD} \\ = 15 \text{V}, \ C_{\text{LOAD}} = 0.18 \text{uF}, \\ C_{\text{VDD}} = 10 \text{uF}, \ \text{pulse} \\ \text{width < 10 us} \end{array}$		5		A
I <sub>OL</sub>	Output Peak Sink Current	$\label{eq:VF} \begin{array}{l} V_F = 0 \ V \ , \ V_{DD} \\ = 15 V \ , \ C_{LOAD} = 0.18 u F \ , \\ C_{VDD} = 10 u F \ , \ pulse \\ width < 10 us \end{array}$		5		A
.,		I <sub>F</sub> = 10 mA, I <sub>O</sub> = -20mA	VDD-0.07	VDD-0.18	VDD-0.36	V
V <sub>OH</sub>	High Level Output Voltage	I <sub>F</sub> = 10 mA, I <sub>O</sub> = 0 mA		VDD		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>F</sub> = 0 V, I <sub>O</sub> = 20 mA			25	mV
I <sub>DD_H</sub>	Output Supply Current (Diode On)	I <sub>F</sub> = 10 mA, I <sub>O</sub> = 0 mA			2.2	mA
I <sub>DD_L</sub>	Output Supply Current (Diode Off)	V <sub>F</sub> = 0 V, I <sub>O</sub> = 0 mA			2	mA
UNDER V	DLTAGE LOCKOUT					
UVLO <sub>R</sub>	Under Voltage Lockout V <sub>DD</sub> rising (12V UVLO)	I <sub>F</sub> =10 mA	11	12.5	13.5	V
UVLO <sub>F</sub>	Under Voltage Lockout V <sub>DD</sub> falling (12V UVLO)	I <sub>F</sub> =10 mA	10	11.5	12.5	V
UVLO <sub>HYS</sub>	UVLO Hysteresis (12V UVLO)	I <sub>F</sub> =10 mA		1.0		V

#### 6.8 Switching Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at  $T_A = 25^{\circ}C$ , VDD-VEE= 15V.


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>r</sub>	Output-signal Rise Time				28	ns
t <sub>f</sub>	Output-signal Fall Time				25	ns
t <sub>PLH</sub>	Propagation Delay, Low to High	Cg = 1nF F <sub>SW</sub> = 20 kHz, (50% Duty Cycle)		70	105	ns
t <sub>PHL</sub>	Propagation Delay, High to Low	V <sub>DD</sub> =15V		70	105	ns
t <sub>PWD</sub>	Pulse Width Distortion  t <sub>PHL</sub> – t <sub>PLH</sub>	-			35	ns
t <sub>sk(pp)</sub>	Part-to-Part Skew in Propagation Delay Between any Two Parts <sup>(1)</sup>	Cg = open F <sub>SW</sub> = 20 kHz, (50% Duty Cycle) V <sub>DD</sub> =15V, I <sub>F</sub> =10mA			25	ns
t <sub>UVLO_rec</sub>	UVLO Recovery Delay	V <sub>DD</sub> rising from 0V to 15V		20	30	μs
CMTI <sub>H</sub>	Common-mode Transient Immunity (Output High)	$I_F = 10 \text{ mA}, V_{CM} = 1500 \text{ V}, V_{DD} = 30 \text{ V}, T_A = 25^{\circ} \text{C}$	100			V/ns
CMTIL	Common-mode Transient Immunity (Output Low)	$V_F = 0 V, V_{CM} = 1500 V, V_{DD} = 30V, T_A = 25^{\circ}C$	100			V/ns

(1) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between the output of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads ensured by characterization.



## **6.9 Typical Characteristics**


 $V_{DD}$ = 15 V, 1- $\mu$ F capacitor from  $V_{DD}$  to  $V_{EE}$ ,  $C_{LOAD}$  = 1 nF for timing tests and 180nF for I<sub>OH</sub> and I<sub>OL</sub> tests, T<sub>J</sub> = -40°C to +150°C, (unless otherwise noted)





## 6.9 Typical Characteristics (continued)


 $V_{DD}$ = 15 V, 1- $\mu$ F capacitor from  $V_{DD}$  to  $V_{EE}$ ,  $C_{LOAD}$  = 1 nF for timing tests and 180nF for I<sub>OH</sub> and I<sub>OL</sub> tests, T<sub>J</sub> = -40°C to +150°C, (unless otherwise noted)





## 6.9 Typical Characteristics (continued)

 $V_{DD}$ = 15 V, 1- $\mu$ F capacitor from  $V_{DD}$  to  $V_{EE}$ ,  $C_{LOAD}$  = 1 nF for timing tests and 180nF for  $I_{OH}$  and  $I_{OL}$  tests,  $T_J$  = -40°C to +150°C, (unless otherwise noted)





## 7 Parameter Measurement Information

#### 7.1 Propagation Delay, Rise Time and Fall Time

Figure 7-1 shows the propagation delay from the input forward current  $I_F$ , to  $V_{OUT}$ . This figures also shows the circuit used to measure the rise ( $t_r$ ) and fall ( $t_f$ ) times and the propagation delays  $t_{PDLH}$  and  $t_{PDHL}$ .




Figure 7-1. I<sub>F</sub> to V<sub>OUT</sub> Propagation Delay, Rise Time and Fall Time

#### 7.2 $I_{OH}$ and $I_{OL}$ testing

Figure 7-2 shows the circuit used to measure the output drive currents  $I_{OH}$  and  $I_{OL}$ . A load capacitance of 180nF is used at the output. The peak dv/dt of the capacitor voltage is measured in order to determine the peak source and sink currents of the gate driver.




Figure 7-2.  $I_{OH}$  and  $I_{OL}$ 

#### 7.3 CMTI Testing

Figure 7-3 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1500V. The test is performed with  $I_F = 10mA$  (VOUT= High) and  $I_F = 0mA$  ( $V_{OUT} = LOW$ ). The diagram also shows the fail criteria for both cases. During the application on the CMTI pulse with  $I_F = 10mA$ , if  $V_{OUT}$  drops from VDD to ½VDD it is considered as a failure. With  $I_F = 0mA$ , if  $V_{OUT}$  rises above 1V, it is considered as a failure.




Figure 7-3. CMTI Test Circuit for UCC23113



## 8 Detailed Description


## 8.1 Overview


The UCC23113 is a single channel isolated gate driver, with an opto-compatible input stage, that can drive IGBTs, MOSFETs and SiC FETs. It has 5-A peak output current capability with max output driver supply voltage of 30 V. The inputs and the outputs are galvanically isolated. UCC23113 is offered in an industry standard 6 pin (SO6) package with >8.5 mm creepage and clearance. It has a working voltage of 1.5-kV<sub>DC</sub>. It is pin-to-pin compatible with standard opto isolated gate drivers. While standard opto isolated gate drivers use an LED as the input stage, UCC23113 uses an emulated diode (or "e-diode") as the input stage which does not use light emission to transmit signals across the isolation barrier. The input stage is isolated from the driver stage by dual, series HV SiO<sub>2</sub> capacitors in full differential configuration that offers best-in-class common mode transient immunity of > 100 kV/us. The e-diode input stage along with the isolation technology gives UCC23113 several performance advantages over standard opto isolated gate drivers. They are as follows:

- 1. Since the e-diode does not use light emission for its operation, the reliability and aging characteristics of UCC23113 are naturally superior to those of standard opto isolated gate drivers.
- Higher ambient operating temperature range of 125°C, compared to only 105°C for most opto isolated gate drivers
- 3. The e-diode forward voltage drop has less part-to-part variation and smaller variation across temperature. Hence, the operating point of the input stage is more stable and predictable across different parts and operating temperature.
- 4. Higher common mode transient immunity than opto isolated gate drivers
- 5. Smaller propagation delay than opto isolated gate drivers
- 6. Due to superior process controls achievable in UCC23113 isolation compared to opto isolation, there is less part-to-part skew in the prop delay, making the system design simpler and more robust
- 7. Smaller pulse width distortion than opto isolated gate drivers

The signal across the isolation has an on-off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier (see Figure 8-1). The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The UCC23113 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. Figure 8-2 shows conceptual detail of how the OOK scheme works.

# 8.2 Functional Block Diagram










Figure 8-2. On-Off Keying (OOK) Based Modulation Scheme

## 8.3 Feature Description

#### 8.3.1 Power Supply

Since the input stage is an emulated diode, no power supply is needed at the input.

The output supply,  $V_{DD}$ , supports a voltage range from 13 V to 30 V. For operation with bipolar supplies, the power device is turned off with a negative voltage on the gate with respect to the emitter or source. This configuration prevents the power device from unintentionally turning on because of current induced from the Miller effect. The typical values of the V<sub>DD</sub> and V<sub>EE</sub> output supplies for bipolar operation are 15 V and -8 V with respect to GND for IGBTs, and 20 V and -5 V for SiC MOSFETs.

For operation with unipolar supply, the  $V_{DD}$  supply is connected to 15 V with respect to GND for IGBTs, and 20 V for SiC MOSFETs. The  $V_{EE}$  supply is connected to 0 V.

#### 8.3.2 Input Stage

The input stage of UCC23113 is simply the e-diode and therefore has an Anode (Pin 1) and a Cathode (Pin 3). Pin 2 has no internal connection and can be left open or connected to ground. The input stage does not have a power and ground pin. When the e-diode is forward biased by applying a positive voltage to the Anode with respect to the Cathode, a forward current I<sub>F</sub> flows into the e-diode. The forward voltage drop across the e-diode is 2.1 V (typ). An external resistor should be used to limit the forward current. The recommended range for the forward current is 7 mA to 16 mA. When I<sub>F</sub> exceeds the threshold current I<sub>FLH</sub>(2.8 mA typ) a high frequency signal is transmitted across the isolation barrier through the high voltage SiO<sub>2</sub> capacitors. The HF signal is detected by the receiver and V<sub>OUT</sub> is driven high. See Section 9.2.2.1 for information on selecting the input resistor. The dynamic impedance of the e-diode is very small (<1.0  $\Omega$ ) and the temperature coefficient of the e-diode forward voltage drop is <1.35 mV/°C. This leads to excellent stability of the forward current I<sub>F</sub> across all operating conditions. If the Anode voltage drops below V<sub>F HL</sub> (0.8 V), or reverse biased, the gate driver output is driven low. The reverse breakdown voltage of the e-diode is >6 V. So for normal operation, a reverse bias of up to 5 V is allowed. The large reverse breakdown voltage of the e-diode enables UCC23113 to be operated in interlock architecture (see example in Figure 8-3) where V<sub>SUP</sub> can be as high as 5 V. The system designer has the flexibility to choose a 3.3 V or 5.0 V PWM signal source to drive the input stage of UCC23113 using an appropriate input resistor. The example shows two gate drivers driving a set of IGBTs. The inputs of the gate drivers are connected as shown and driven by two buffers that are controlled by the MCU. Interlock architecture prevents both the e-diodes from being "ON" at the same time, preventing shoot through in the IGBTs. It also ensures that if both PWM signals are erroneously stuck high (or low) simultaneously, both gate driver outputs are driven low.






Figure 8-3. Interlock

#### 8.3.3 Output Stage

The output stages of the UCC23113 family feature a pullup structure that delivers the highest peak-source current when it is most needed which is during the Miller plateau region of the power-switch turnon transition (when the power-switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P-channel MOSFET and an additional pull-up N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turnon. Fast turnon is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET ( $R_{NMOS}$ ) is approximately 5.1  $\Omega$  when activated.

Table 8-1. UCC23113 On-Re	esistance
---------------------------	-----------

R <sub>NMOS</sub>	R <sub>NMOS</sub> R <sub>OH</sub>		UNIT
5.1	9.5	0.40	Ω

The R<sub>OH</sub> parameter is a DC measurement and is representative of the on-resistance of the P-channel device only. This parameter is only for the P-channel device because the pullup N-channel device is held in the OFF state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore, the effective resistance of the UCC23113 pullup stage during this brief turnon phase is much lower than what is represented by the R<sub>OH</sub> parameter, yielding a faster turn on. The turnon-phase output resistance is the parallel combination R<sub>OH</sub> || R<sub>NMOS</sub>.



The pulldown structure in the UCC23113 is simply composed of an N-channel MOSFET. The output voltage swing between  $V_{DD}$  and  $V_{EE}$  provides rail-to-rail operation because of the MOS-out stage which delivers very low dropout.




Figure 8-4. Output Stage


#### 8.3.4 Protection Features

#### 8.3.4.1 Undervoltage Lockout (UVLO)

UVLO function is implemented for  $V_{DD}$  and  $V_{EE}$  pins to prevent an under-driven condition on IGBTs and MOSFETs. When  $V_{DD}$  is lower than UVLO<sub>R</sub> at device start-up or lower than UVLO<sub>F</sub> after start-up, the voltage-supply UVLO feature holds the effected output low, regardless of the input forward current as shown in Table 8-2. The  $V_{DD}$  UVLO protection has a hysteresis feature (UVLO<sub>hys</sub>). This hysteresis prevents chatter when the power supply produces ground noise which allows the device to permit small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly.

When  $V_{DD}$  drops below UVLO<sub>F</sub>, a delay,  $t_{UVLO\_rec}$  occurs on the output when the supply voltage rises above UVLO<sub>R</sub> again.







#### 8.3.4.2 Active Pulldown

The active pull-down function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the  $V_{DD}$  supply. This feature prevents false IGBT and MOSFET turn-on by clamping  $V_{OUT}$  pin to approximately 2 V.

When the output stage of the driver is in an unbiased condition ( $V_{DD}$  floating), the driver outputs (see Figure 8-4) are held low by an active clamp circuit that limits the voltage rise on the driver outputs. In this condition, the upper PMOS and NMOS are held off while the lower NMOS gate is tied to the driver output through an internal 500-k $\Omega$  resistor. In this configuration, the lower NMOS device effectively clamps the output ( $V_{OUT}$ ) to less than 2 V.

#### 8.3.4.3 Short-Circuit Clamping

The short-circuit clamping function is used to clamp voltages at the driver output and pull the output pin  $V_{OUT}$  slightly higher than the  $V_{DD}$  voltage during short-circuit conditions. The short-circuit clamping function helps protect the IGBT or MOSFET gate from overvoltage breakdown or degradation. The short-circuit clamping function is implemented by adding a diode connection between the dedicated pins and the  $V_{DD}$  pin inside the driver. The internal diodes can conduct up to 500-mA current for a duration of 10 µs and a continuous current of 20 mA. Use external Schottky diodes to improve current conduction capability as needed.



#### 8.4 Device Functional Modes

Table 8-2 and Table 8-3 list the functional modes for UCC23113.

#### Table 8-2. Function Table for UCC23113 with V<sub>DD</sub> Rising

e-diode	V <sub>DD</sub>	V <sub>OUT</sub>
OFF (I <sub>F</sub> < I <sub>FLH</sub> )	0 V - 30 V	Low
ON (I <sub>F</sub> > I <sub>FLH</sub> )	0 V - UVLO <sub>R</sub>	Low
ON ( (I <sub>F</sub> > I <sub>FLH</sub> )	UVLO <sub>R</sub> - 30 V	High

#### Table 8-3. Function Table for UCC23113 with $V_{DD}$ Falling

e-diode	V <sub>DD</sub>	V <sub>OUT</sub>
OFF (I <sub>F</sub> < I <sub>FLH</sub> )	0 V - 30 V	Low
ON (I <sub>F</sub> > I <sub>FLH</sub> )	UVLO <sub>F</sub> - 0 V	Low
ON ( (I <sub>F</sub> > I <sub>FLH</sub> )	30 V - UVLO <sub>F</sub>	High

#### 8.4.1 ESD Structure

Figure 8-6shows the multiple diodes involved in the ESD protection components of the UCC23113 device. This provides pictorial representation of the absolute maximum rating for the device.




Figure 8-6. ESD Structure



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The UCC23113 is a single channel, isolated gate driver with opto-compatible input for power semiconductor devices, such as MOSFETs, IGBTs, or SiC MOSFETs. It is intended for use in applications such as motor control, industrial inverters, and switched-mode power supplies. It differs from standard opto isolated gate drivers as it does not have an LED input stage. Instead of an LED, it has an emulated diode (e-diode). To turn the e-diode "ON", a forward current in the range of 7 mA to 16 mA should be driven into the Anode. This will drive the gate driver output High and turn on the power FET. Typically, MCUs are not capable of providing the required forward current. Hence a buffer has to be used between the MCU and the input stage of UCC23113. Typical buffer power supplies are either 5 V or 3.3 V. A resistor is needed between the buffer and the input stage of the UCC23113 to limit the current. It is simple, but important to choose the right value of resistance. The resistor tolerance, buffer supply voltage tolerance and output impedance of the buffer, have to be considered in the resistor selection. This will ensure that the e-diode forward current stays within the recommended range of 7 mA to 16 mA. Detailed design recommendations are given in the Section 9.1. The current driven input stage offers excellent noise immunity that is need in high power motor drive systems, especially in cases where the MCU cannot be located close to the isolated gate driver. UCC23113 offers best in class CMTI performance of >100 kV/µs at 1500 V common-mode voltages.

The e-diode is capable of 25 mA continuous in the forward direction. The forward voltage drop of the e-diode has a very tight part to part variation (1.8 V min to 2.4 V max). The temperature coefficient of the forward drop is <1.35 mV/°C. The dynamic impedance of the e-diode in the forward biased region is ~1  $\Omega$ . All of these factors contribute in excellent stability of the e-diode forward current. To turn the e-diode "OFF", the Anode - Cathode voltage should be <0.8 V, or I<sub>F</sub> should be <I<sub>FLH</sub>. The e-diode can also be reverse biased up to 5 V (6 V abs max) in order to turn it off and bring the gate driver output low. The large reverse breakdown voltage of the input stage provides system designers with the feature to use interlocking circuit and gain protection against shoot-through when driving a half-bridge power stage.

The output power supply for UCC23113 can be as high as 30 V (36 V abs max). The output power supply can be configured externally as a single isolated supply up to 30 V or isolated bipolar supply such that  $V_{DD}$ - $V_{EE}$  does not exceed 30 V, or it can be bootstrapped (with external diode and capacitor) if the system uses a single power supply with respect to the power ground. Typical quiescent power supply current from  $V_{DD}$  is 1.2 mA (max 2.2 mA).



#### 9.2 Typical Application

The circuit in Figure 9-1, shows a typical application for driving IGBTs.




Figure 9-1. Typical Application Circuit for UCC23113 to Drive IGBT

#### 9.2.1 Design Requirements

Table 9-1 lists the recommended conditions to observe the input and output of the UCC23113 gate driver.

PARAMETER	VALUE	UNIT
V <sub>DD</sub>	15	V
I <sub>F</sub>	10	mA
Switching frequency	8	kHz

#### Table 9-1. UCC23113 Design Requirements



(1)


#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Selecting the Input Resistor

The input resistor limits the current that flows into the e-diode when it is forward biased. The threshold current  $I_{FLH}$  is 2.8 mA typ. The recommended operating range for the forward current is 7 mA to 16 mA (e-diode ON). All the electrical specifications are ensured in this range. The resistor should be selected such that for typical operating conditions,  $I_F$  is 10 mA. Following are the list of factors that will affect the exact value of this current:

- 1. Supply Voltage V<sub>SUP</sub> variation
- 2. Manufacturer's tolerance for the resistor and variation due to temperature
- e-diode forward voltage drop variation (at I<sub>F</sub>=10 mA, V<sub>F</sub>= typ 2.1 V, min 1.8 V, max 2.4 V, with a temperature coefficient < 1.35 mV/°C and dynamic impedance < 1 Ω)</li>

See Figure 9-2 for the schematic using using a single buffer and anode resistor combination to drive the input stage of UCC23113. The input resistor can be selected using Equation 1.



#### Figure 9-2. Driving the Input Stage of UCC23113 with One Buffer and Anode Resistor

$$R_{EXT} = \frac{V_{SUP} - V_F}{I_F} - R_{OH\_buf}$$

Table 9-2 shows the range of values for  $R_{EXT}$  for Figure 9-2. The assumptions used in deriving the range for  $R_{EXT}$  are as follows:

- 1. Target forward current  $I_F$  is 7 mA min, 10 mA typ and 16 mA max
- 2. e-diode forward voltage drop is 1.8 V to 2.
- 3. V<sub>SUP</sub> (Buffer supply voltage) is 5 V with ±5% tolerance
- 4. Manufacturer's tolerance for R<sub>EXT</sub> is 1%
- 5. R<sub>OH</sub> (buffer output impedance in output "High" state) is 13  $\Omega$  min, 18  $\Omega$  typ and 22  $\Omega$  max

	R <sub>EXT</sub> Ω										
Configuration	Min	Тур	Мах								
Single Buffer and R <sub>EXT</sub>	204	272	311								

Table 0.2	D	Values	40		4ha	Innut	Store
Table 9-2.	REXT	values	ιο	Drive	uie	mpuι	Slaye

#### 9.2.2.2 Gate Driver Output Resistor

The external gate-driver resistors,  $R_{G(ON)}$  and  $R_{G(OFF)}$  are used to:

- 1. Limit ringing caused by parasitic inductances and capacitances
- 2. Limit ringing caused by high voltage or high current switching dv/dt, di/dt, and body-diode reverse recovery
- 3. Fine-tune gate drive strength, specifically peak sink and source current to optimize the switching loss
- 4. Reduce electromagnetic interference (EMI)

The output stage has a pull up structure consisting of a P-channel MOSFET and an N-channel MOSFET in parallel. The combined peak source current is 5 A. Use Equation 2 to estimate the peak source current as an example.



(2)

$$I_{OH} = \min\left[5A, \frac{V_{DD} - V_{GDF}}{R_{NMOS} | R_{OH} + R_{GON} + R_{GFET_{INT}}}\right]$$

where

- R<sub>GON</sub> is the external turnon resistance.
- R<sub>GFET\_Int</sub> is the power transistor internal gate resistance, found in the power transistor data sheet. Assume 0
  Ω for this example.
- I<sub>OH</sub> is the peak source current which is the minimum value between 5 A, the gate-driver peak source current, and the calculated value based on the gate-drive loop resistance.
- V<sub>GDF</sub> is the forward voltage drop for each of the diodes in series with R<sub>GON</sub> and R<sub>GOFF</sub>. The diode drop for this example is 0.7 V.

In this example, the peak source current is approximately 1.7 A as calculated in Equation 3.

$$I_{\rm OH} = \min\left[5A, \frac{15 - 0.7}{5.1\Omega | |9.5\Omega + 5\Omega + 0\Omega}\right] = 1.72A$$
(3)

Similarly, use Equation 4 to calculate the peak sink current.

$$I_{OL} = \min\left[5A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{GOFF} + R_{GFET}_{INT}}\right]$$
(4)

where

- R<sub>GOFF</sub> is the external turnoff resistance.
- I<sub>OL</sub> is the peak sink current which is the minimum value between 5 A, the gate-driver peak sink current, and the calculated value based on the gate-drive loop resistance.

In this example, the peak sink current is the minimum of 5 A and Equation 5.

$$I_{\rm OL} = \min\left[5A, \frac{15 - 0.7}{0.4\Omega + 10\Omega + 0\Omega}\right] = 1.38A$$
(5)

The diodes shown in series with each,  $R_{GON}$  and  $R_{GOFF}$ , in Figure 9-1 ensure the gate drive current flows through the intended path, respectively, during turn-on and turn-off. Note that the diode forward drop reduces the voltage level at the gate of the power switch. To achieve rail-to-rail gate voltage levels, add a resistor from the  $V_{OUT}$  pin to the power switch gate, with a resistance value approximately 20 times higher than  $R_{GON}$  and  $R_{GOFF}$ . For the examples described in this section, a good choice is 100  $\Omega$  to 200  $\Omega$ .

#### Note

The estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate-driver loop can slow down the peak gate-drive current and introduce overshoot and undershoot. Therefore, TI strongly recommends that the gate-driver loop should be minimized. Conversely, the peak source and sink current is dominated by loop parasitics when the load capacitance ( $C_{ISS}$ ) of the power transistor is very small (typically less than 1 nF) because the rising and falling time is too small and close to the parasitic ringing period.

#### 9.2.2.3 Estimate Gate-Driver Power Loss

The total loss,  $P_G$ , in the gate-driver subsystem includes the power losses ( $P_{GD}$ ) of the UCC23113 device and the power losses in the peripheral circuitry, such as the external gate-drive resistor.

The P<sub>GD</sub> value is the key power loss which determines the thermal safety-related limits of the UCC23113 device, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes power dissipated in the input stage ( $P_{GDQ\_IN}$ ) as well as the quiescent power dissipated in the output stage ( $P_{GDQ\_OUT}$ ) when operating with a certain



switching frequency under no load.  $P_{GDQ_IN}$  is determined by  $I_F$  and  $V_F$  and is given by Equation 6. The  $P_{GDQ_OUT}$  parameter is measured on the bench with no load connected to  $V_{OUT}$  pin at a given  $V_{DD}$ , switching frequency, and ambient temperature. In this example,  $V_{DD}$  is 15 V. The current on the power supply, with PWM switching at 10 kHz, is measured to be  $I_{DD}$  = 1.33 mA. Therefore, use Equation 7 to calculate  $P_{GDQ_OUT}$ .

$$P_{GDQ_{IN}} = \frac{1}{2} \times V_F \times I_F$$

$$P_{GDQ_{OUT}} = V_{DD} \times I_{DD}$$
(6)
(7)

The total quiescent power (without any load capacitance) dissipated in the gate driver is given by the sum of Equation 6 and Equation 7 as shown in Equation 8.

$$P_{GDO} = P_{GDO IN} + P_{GDO OUT} = 10 \text{mW} + 20 \text{mW} = 30 \text{mW}$$
 (8)

The second component is the switching operation loss,  $P_{GDSW}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Use Equation 9 to calculate the total dynamic loss from load switching,  $P_{GSW}$ .

$$P_{GSW} = V_{DD} \times Q_G \times f_{SW}$$
(9)

where

• Q<sub>G</sub> is the gate charge of the power transistor at V<sub>DD</sub>.

So, for this example application the total dynamic loss from load switching is approximately 18 mW as calculated in Equation 10.

$$P_{GSW} = 15V \times 120nC \times 10kHz = 18mW$$
<sup>(10)</sup>

 $Q_G$  represents the total gate charge of the power transistor switching 520 V at 50 A, and is subject to change with different testing conditions. The UCC23113 gate-driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  is equal to  $P_{GSW}$  if the external gate-driver resistance and power-transistor internal resistance are 0  $\Omega$ , and all the gate driver-loss will be dissipated inside the UCC23113. If an external turn-on and turn-off resistance exists, the total loss is distributed between the gate driver pull-up/down resistance, external gate resistance, and power-transistor internal resistance. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 5 A/5 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left[ \frac{R_{OH} ||R_{NMOS}}{R_{OH} ||R_{NMOS} + R_{GON} + R_{GFET\_int}} + \frac{R_{OL}}{R_{OL} + R_{GOFF} + R_{GFET\_int}} \right]$$
(11)

In this design example, all the predicted source and sink currents are less than 5 A and 5 A, therefore, use Equation 12 to estimate the UCC23113 gate-driver loss.

$$P_{\text{GDO}} = \frac{18\text{mW}}{2} \left[ \frac{9.5\Omega | 5.1\Omega}{9.5\Omega | 5.1\Omega + 5.1\Omega + 0\Omega} + \frac{0.4\Omega}{0.4\Omega + 10\Omega + 0\Omega} \right]$$
(12)

#### Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = f_{sw} \times \left[ \int_0^{T_{R}} 5A \times (V_{DD} - V_{OUT}(t))dt + \int_0^{T_{R}} 5A \times V_{OUT}(t) dt \right]$$
(13)

where

V<sub>OUT(t)</sub> is the gate-driver OUT pin voltage during the turnon and turnoff period. In cases where the output is
saturated for some time, this value can be simplified as a constant-current source (5 A at turnon and 5 A at



turnoff) charging or discharging a load capacitor. Then, the  $V_{OUT(t)}$  waveform will be linear and the  $T_{R_Sys}$  and  $T_{F_Sys}$  can be easily predicted.

For some scenarios, if only one of the pullup or pulldown circuits is saturated and another one is not, the  $P_{GDO}$  is a combination of case 1 and case 2, and the equations can be easily identified for the pullup and pulldown based on this discussion.

Use Equation 14 to calculate the total gate-driver loss dissipated in the UCC23113 gate driver, P<sub>GD</sub>.

$$P_{GD} = P_{GDO} + P_{GDO} = 30mW + 3.9mW = 33.9mW$$
(14)

#### 9.2.2.4 Estimating Junction Temperature

Use Equation 15 to estimate the junction temperature  $(T_J)$  of UCC23113.

$$T_{J} = T_{C} + \Psi_{JT} \times P_{GD}$$
(15)

where

- T<sub>C</sub> is the UCC23113 case-top temperature measured with a thermocouple or some other instrument.
- $\Psi_{JT}$  is the junction-to-top characterization parameter from the table.

Using the junction-to-top characterization parameter ( $\Psi_{JT}$ ) instead of the junction-to-case thermal resistance ( $R_{\theta JC}$ ) can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). The  $R_{\theta JC}$  resistance can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heat sink is applied to an IC package. In all other cases, use of  $R_{\theta JC}$  will inaccurately estimate the true junction temperature. The  $\Psi_{JT}$  parameter is experimentally derived by assuming that the dominant energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimations can be made accurately to within a few degrees Celsius.

#### 9.2.2.5 Selecting V<sub>DD</sub> Capacitor

Bypass capacitors for V<sub>DD</sub> is essential for achieving reliable performance. TI recommends choosing low-ESR and low-ESL, surface-mount, multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients, and capacitance tolerances. A 50-V, 10- $\mu$ F MLCC and a 50-V, 0.22- $\mu$ F MLCC are selected for the C<sub>VDD</sub> capacitor. If the bias power supply output is located a relatively long distance from the V<sub>DD</sub> pin, a tantalum or electrolytic capacitor with a value greater than 10  $\mu$ F should be used in parallel with C<sub>VDD</sub>.

#### Note

DC bias on some MLCCs will impact the actual capacitance value. For example, a 25-V, 1- $\mu$ F X7R capacitor is measured to be only 500 nF when a DC bias of 15 V<sub>DC</sub> is applied.



## **10 Power Supply Recommendations**

The recommended input supply voltage (V<sub>DD</sub>) for the UCC23113 device is from 13 V to 30 V. The lower limit of the range of output bias-supply voltage (V<sub>DD</sub>) is determined by the internal UVLO protection feature of the device. V<sub>DD</sub> voltage should not fall below the UVLO threshold for normal operation, or else the gate-driver outputs can become clamped low for more than 20  $\mu$ s by the UVLO protection feature. The higher limit of the V<sub>DD</sub> range depends on the maximum gate voltage of the power device that is driven by the UCC23113 device, and should not exceed the recommended maximum V<sub>DD</sub> of 30 V. A local bypass capacitor should be placed between the V<sub>DD</sub> and V<sub>EE</sub> pins, with a value of 220 nF to 10  $\mu$ F for device biasing. TI recommends placing an additional 100-nF capacitor in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low-ESR, ceramic surface-mount capacitors are recommended.

If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in *SN6501 Transformer Driver for Isolated Power Supplies* data sheet and *SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies* data sheet.



## 11 Layout

## **11.1 Layout Guidelines**

Designers must pay close attention to PCB layout to achieve optimum performance for the UCC23113. Some key guidelines are:

- Component placement:
  - Low-ESR and low-ESL capacitors must be connected close to the device between the V<sub>DD</sub> and V<sub>EE</sub> pins to bypass noise and to support high peak currents when turning on the external power transistor.
  - To avoid large negative transients on the V<sub>EE</sub> pins connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- Grounding considerations:
  - Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- High-voltage considerations:
  - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.
- Thermal considerations:
  - A large amount of power may be dissipated by the UCC23113 if the driving voltage is high, the load is heavy, or the switching frequency is high. Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to-board thermal impedance (θ<sub>JB</sub>).
  - Increasing the PCB copper connecting to the V<sub>DD</sub> and V<sub>EE</sub> pins is recommended, with priority on
    maximizing the connection to V<sub>EE</sub>. However, the previously mentioned high-voltage PCB considerations
    must be maintained.
  - If the system has multiple layers, TI also recommends connecting the V<sub>DD</sub> and V<sub>EE</sub> pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.



## 11.2 Layout Example




Figure 11-1 shows a PCB layout example with the signals and key components labeled.

A. No PCB traces or copper are located between the primary and secondary side, which ensures isolation performance.

#### Figure 11-1. Layout Example

Figure 11-2 and Figure 11-3 show the top and bottom layer traces and copper.






Figure 11-2. Top-Layer Traces and Copper

UCC23113 SLUSFC2 – AUGUST 2023






Figure 11-3. Bottom-Layer Traces and Copper (Flipped)

Figure 11-4 shows the 3D layout of the top view of the PCB.






Figure 11-4. 3-D PCB View

#### 11.3 PCB Material

Use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.



## 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.1.2 Development Support

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation see the following:

- Digital Isolator Design Guide
- Isolation Glossary
- SN6501 Transformer Driver for Isolated Power Supplies
- SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC23113DWYR	ACTIVE	SOIC	DWY	6	850	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC23113	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC23113DWYR	SOIC	DWY	6	850	330.0	16.4	12.15	5.0	3.9	16.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Jan-2024



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC23113DWYR	SOIC	DWY	6	850	356.0	356.0	35.0

# **DWY0006A**

## **PACKAGE OUTLINE**

## SOIC -3.55 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.70 per side.




# **DWY0006A**

# **EXAMPLE BOARD LAYOUT**

## SOIC - 3.55 mm max height





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DWY0006A**

# **EXAMPLE STENCIL DESIGN**

## SOIC - 3.55 mm max height





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated