











UCC27201A-Q1

SLUSC72B -MAY 2015-REVISED MARCH 2016

UCC27201A-Q1 120-V, 3-A Peak, High-Frequency, High-Side/Low-Side Driver

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 140°C Ambient Operating Temperature Range
 - Device HBM Classification Level 1C
 - Device CDM Classification Level C3
- Negative Voltage Handling on HS (-18 V)
- Drives Two N-Channel MOSFETs in High-Side/Low-Side Configuration
- Maximum Boot Voltage: 120 V
- Maximum VDD Voltage: 20 V
- On-Chip 0.65-V VF, 0.6-Ω RD Bootstrap Diode
- Greater than 1 MHz of Operation
- 20-ns Propagation Delay Times
- 3-A Sink, 3-A Source Output Currents
- 8-ns Rise and 7-ns Fall Time with 1000-pF Load
- 1-ns Delay Matching
- Under Voltage Lockout for High-Side and Low-Side Driver
- Offered in 8-Pin PowerPad™ SOIC-8 (DDA) and 10-Pin VSON (DMK) Packages

2 Applications

- **Auxiliary Inverters**
- DC-to-DC Converters for Power Train
- Switch Mode Power Supplies
- Motor Control
- Half-Bridge Applications and Full-Bridge Converters
- Two-Switch Forward Converters
- **Active-Clamp Forward Converters**
- High Voltage Synchronous-Buck Converters
- Class-D Audio Amplifiers

3 Description

The UCC27201A-Q1 high frequency N-Channel MOSFET driver includes a 120-V bootstrap diode and high-side/low-side driver with independent inputs for maximum control flexibility. This allows for N-Channel MOSFET control in half-bridge, full-bridge, two-switch forward and active clamp forward converters. The and the high-side gate drivers independently controlled and matched to 1-ns between the turn-on and turn-off of each other. The UCC27201A-Q1 is based on the popular UCC27200 but UCC27201 drivers. offer enhancements. In order to improve performance in noisy power supply environments the UCC27201A-Q1 has the ability to withstand a maximum of -18 V on its HS pin.

An on-chip bootstrap diode eliminates the external discrete diodes. Under-voltage lockout is provided for both the high-side and the low-side drivers forcing the outputs low if the drive voltage is below the specified threshold.

The UCC27201A-Q1 has TTL-compatible thresholds and is offered in a 10-Pin VSON and an 8-pin SOIC with a thermal pad.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC27201A-Q1	DDA (8)	4.89 mm × 3.90 mm
	DMK (10)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Diagram






Table of Contents

1	Features 1	7.3 Feature Description	10
2	Applications 1	7.4 Device Functional Modes	11
3	Description 1	8 Application and Implementation	12
4	Revision History2	8.1 Application Information	12
5	Pin Configuration and Functions	8.2 Typical Application	12
6	Specifications4	9 Power Supply Recommendations	18
•	6.1 Absolute Maximum Ratings 4	10 Layout	19
	6.2 ESD Ratings	10.1 Layout Guidelines	19
	6.3 Recommended Operating Conditions4	10.2 Layout Example	19
	6.4 Thermal Information	11 Device and Documentation Support	20
	6.5 Electrical Characteristics	11.1 Documentation Support	20
	6.6 Switching Characteristics	11.2 Trademarks	<u>2</u> 0
	6.7 Typical Characteristics	11.3 Electrostatic Discharge Caution	20
7	Detailed Description 10	11.4 Glossary	20
•	7.1 Overview 10	12 Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram	Information	20
	•		

4 Revision History


Changes from Revision A (October 2015) to Revision B	Page
Added 10-Pin VSON DMK Package information	3
Changes from Original (May 2015) to Revision A	Page
Changed the "Minimum input pulse width" value From: 50 ns Max To: 50 ns Typ	6
• Changed $I_{LO} = I_{HO} = -100$ mA condition to $I_{LO} = I_{HO} = 100$ mA	7
• Changed $I_{10} = I_{10} = 100 \text{ mA}$ condition to $I_{10} = I_{10} = -100 \text{ mA}$	8

Submit Documentation Feedback


Copyright © 2015–2016, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin VSS and the exposed thermal die pad are internally connected.



Pin VSS and the exposed thermal die pad are internally connected.

Pin Functions

	PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	DDA	DMK	1/0`,	DESCRIPTION
НВ	2	2	Р	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022 μ F to 0.1 μ F, the value is dependant on the gate charge of the high-side MOSFET however.
HI	5	7	I	High-side input.
НО	3	3	0	High-side output. Connect to the gate of the high-side power MOSFET.
HS	4	4	Р	High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
LI	6	8	I	Low-side input.
LO	8	10	0	Low-side output. Connect to the gate of the low-side power MOSFET.
N/C	_	5/6	-	No connection. Pins labeled N/C have no connection.
PowerPA D™	Pad ⁽²⁾	Pad ⁽²⁾	G	Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.
VDD	1	1	Р	Positive supply to the lower gate driver. De-couple this pin to VSS (GND). Typical decoupling capacitor range is 0.22 μ F to 1.0 μ F.
VSS	7	9	G	Negative supply terminal for the device which is generally grounded.

⁽¹⁾ P = Power, G = Ground, I = Input, O = Output, I/O = Input/Output

⁽²⁾ Pin VSS and the exposed thermal die pad are internally connected on the DDA and DMK packages. Electrically referenced to VSS (GND).



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted). All voltages are with respect to V_{SS} (1)

	PA	RAMETER	MIN	MAX	UNIT
V _{DD}	Supply voltage range (2)		-0.3	20	V
V _{HI} , V _{LI}	Input voltages on LI and	I HI	-0.3	20	V
V	Output welters as I O	DC	-0.3	V _{DD} + 0.3	V
V_{LO}	Output voltage on LO	Repetitive pulse <100 ns ⁽³⁾	-2	V _{DD} + 0.3	V
		DC	V _{HS} - 0.3	V _{HB} + 0.3	V
V_{HO}	Output voltage on HO	Repetitive pulse <100 ns ⁽³⁾	V _{HS} – 2	$V_{HB} + 0.3,$ $(V_{HB} - V_{HS} < 20)$	V
V _{HS}	Voltage on HS	DC	-1	120	V
		Repetitive pulse <100 ns ⁽³⁾	-18	120	V
V _{HB}	Voltage on HB		-0.3	120	V
	Voltage on HB-HS		-0.3	20	V
	Power dissipation at T _A	= 25°C (DDA package) (4)		2.7	W
	Power dissipation at T _A	= 25°C (DMK package) (4)		2.6	W
Lead temperature (soldering, 10 sec.)			300	°C	
TJ	T _J Operating virtual junction temperature		-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V Floring delle die de anno		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM MAX	UNIT
V_{DD}	Supply voltage range	8	12 17	V
V_{HS}	Voltage on HS	-1	105	V
	Voltage on HS, (repetitive pulse <100 ns)	-15	110	V
V_{HB}	Voltage on HB	V _{HS} + 8, V _{DD} -1	V _{HS} + 17, 115	
V _{sr}	Voltage slew rate on HS		50	V / ns
T_{J}	Operating junction temperature range	-40	140	°C

⁽²⁾ All voltages are with respect to V_{ss}. Currents are positive into, negative out of the specified terminal.

⁽³⁾ Values are verified by characterization and are not production tested.

⁽⁴⁾ This data was taken using the JEDEC proposed high-K test PCB. See Thermal Information for details.



6.4 Thermal Information

	THERMAL METRIC	DDA (SOIC-8)	DMK (VSON)	UNITS
		8 PINS	10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	40.5	41.7	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	49.0	48.2	°C/W
θ_{JB}	Junction-to-board thermal resistance	10.2	18.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.1	0.7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	9.7	18.4	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	1.5	3.7	°C/W

6.5 Electrical Characteristics

over operating free-air temperature range, $V_{DD} = V_{HB} = 12 \text{ V}$, $V_{HS} = V_{SS} = 0 \text{ V}$, No load on LO or HO, $T_A = T_J = -40^{\circ}\text{C}$ to +140°C, (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENTS		,			1	
I _{DD}	VDD quiescent current		$V_{LI} = V_{HI} = 0$		0.4	8.0	mA
I _{DDO}	VDD operating current		f = 500 kHz, C _{LOAD} = 0		3.8	5.5	mA
I _{HB}	Boot voltage quiescent currer	nt	$V_{LI} = V_{HI} = 0 \text{ V}$		0.4	0.8	mA
I _{HBO}	Boot voltage operating current		f = 500 kHz, C _{LOAD} = 0		2.5	4	mA
I _{HBS}	HB to V _{SS} quiescent current		V _{HS} = V _{HB} = 110 V		0.0005	1	uA
I _{HBSO}	HB to V _{SS} operating current		$f = 500 \text{ kHz}, C_{LOAD} = 0$		0.1		mA
INPUT							
V_{HIT}	Input voltage threshold				1.7	2.5	
V_{LIT}	Input voltage threshold			0.8	1.6		
V_{IHYS}	Input voltage Hysteresis				100		mV
R _{IN}	Input pulldown resistance			100	200	350	kΩ
UNDER	RVOLTAGE PROTECTION (UV	LO)					
	VDD rising threshold			6.2	7.1	7.8	V
	VDD threshold hysteresis				0.5		V
	VHB rising threshold			5.8	6.7	7.2	V
	VHB threshold hysteresis				0.4		V
воотя	STRAP DIODE						
V_{F}	Low-current forward voltage		$I_{VDD} - HB = 100 \mu A$		0.65	0.85	V
V_{FI}	High-current forward voltage		$I_{VDD} - HB = 100 \text{ mA}$		0.85	1.1	V
R_D	Dynamic resistance, ΔVF/ΔI		I _{VDD} – HB = 100 mA and 80 mA		0.6	1.0	Ω
LO GA	TE DRIVER						
V_{LOL}	Low level output voltage		I _{LO} = 100 mA		0.18	0.4	V
V	High level output voltage	$T_J = -40 \text{ to } +125^{\circ}\text{C}$	I_{LO} = -100 mA, V_{LOH} = V_{DD} - V_{LO}		0.25	0.4	V
V _{LOH}	r ligit level output voltage	$T_J = -40 \text{ to } +140^{\circ}\text{C}$	I_{LO} = -100 mA, V_{LOH} = V_{DD} - V_{LO}		0.25	0.42	V
	Peak pull-up current		V _{LO} = 0 V		3		Α
	Peak pull-down current		V _{LO} = 12 V		3		Α



Electrical Characteristics (continued)

over operating free-air temperature range, $V_{DD} = V_{HB} = 12 \text{ V}$, $V_{HS} = V_{SS} = 0 \text{ V}$, No load on LO or HO, $T_A = T_J = -40^{\circ}\text{C}$ to +140°C, (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
HO GA	HO GATE DRIVER							
V_{HOL}	Low level output voltage		I _{HO} = 100 mA		0.18	0.4	V	
.,		$T_{\rm J} = -40 \text{ to } +125^{\circ}\text{C}$	I_{HO} = -100 mA, V_{HOH} = V_{HB} - V_{HO}		0.25	0.4	V	
V _{HOH}	High level output voltage	$T_{\rm J} = -40 \text{ to } +140^{\circ}\text{C}$	$I_{HO} = -100 \text{ mA}, V_{HOH} = V_{HB}$ - V_{HO}		0.25	0.42	V	
	Peak pull-up current		$V_{HO} = 0 V$		3		Α	
	Peak pull-down current	V _{HO} = 12 V		3		Α		

6.6 Switching Characteristics

0.0	Switching Characte	51151165				
	PARAM	IETER	TEST CONDITIONS	MIN NOM	MAX	UNIT
PROP	AGATION DELAYS					
	\/ folling to \/ folling	$T_J = -40 \text{ to } +125^{\circ}\text{C}$	C _{LOAD} = 0	20	45	ns
t _{DLFF}	V _{LI} falling to V _{LO} falling	$T_J = -40 \text{ to } +140^{\circ}\text{C}$	C _{LOAD} = 0	20	50	ns
	\/ falling to \/ falling	$T_J = -40 \text{ to } +125^{\circ}\text{C}$	$C_{LOAD} = 0$	20	45	ns
t _{DHFF}	V _{HI} falling to V _{HO} falling	$T_J = -40 \text{ to } +140^{\circ}\text{C}$	$C_{LOAD} = 0$	20	50	ns
A Mariana An Mariana	$T_J = -40 \text{ to } +125^{\circ}\text{C}$	$C_{LOAD} = 0$	20	45	ns	
t _{DLRR}	V _{LI} rising to V _{LO} rising	$T_J = -40 \text{ to } +140^{\circ}\text{C}$	$C_{LOAD} = 0$	20	50	ns
	V vision to V vision	$T_J = -40 \text{ to } +125^{\circ}\text{C}$	C _{LOAD} = 0	20	45	ns
t _{DHRR}	V _{HI} rising to V _{HO} rising	$T_J = -40 \text{ to } +140^{\circ}\text{C}$	$C_{LOAD} = 0$	20	50	ns
DELA	Y MATCHING					
t_{MON}	LI ON, HI OFF			1	7	ns
t _{MOFF}	LI OFF, HI ON			1	7	ns
OUTP	UT RISE AND FALL TIME					
t _R	LO, HO		C _{LOAD} = 1000 pF	8		ns
t _F	LO, HO		C _{LOAD} = 1000 pF	7		ns
t _R	LO, HO (3 V to 9 V)		C _{LOAD} = 0.1 μF	0.35	0.6	μs
t _F	LO, HO (3 V to 9 V)		C _{LOAD} = 0.1 μF	0.3	0.6	μs
MISCE	LLANEOUS				'	
	Minimum input pulse width	h that changes the output		50		ns
	Bootstrap diode turn-off ti	me	$I_F = 20 \text{ mA}, I_{REV} = 0.5 \text{ A}^{(1)}$ (2)	20		ns

 ⁽¹⁾ Typical values for T_A = 25°C.
 (2) I_F: Forward current applied to bootstrap diode, I_{REV}: Reverse current applied to bootstrap diode.





Figure 1. Timing Requirements

Submit Documentation Feedback



6.7 Typical Characteristics



TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 8. LO and HO High Level Output Voltage vs Temperature




Figure 9. Undervoltage Lockout Threshold vs Temperature




Figure 10. Undervoltage Lockout Threshold Hysteresis vs Temperature




Figure 11. Propagation Delays vs Temperature




Figure 12. Propagation Delay vs Supply Voltage





Figure 13. Delay Matching vs Temperature

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



Typical Characteristics (continued)









Figure 15. Diode Current vs Diode Voltage



Inputs Low T = 25°C

Figure 16. Quiescent Current vs Supply Voltage

Submit Documentation Feedback




7 Detailed Description

7.1 Overview

The UCC27201A-Q1 is a high-side/low-side driver. The high-side and low-side each have independent inputs which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27201A-Q1. The UCC27201-Q1 inputs are TTL-compatible. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to VSS which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Stages

The input stages provide the interface to the PWM output signals. The input stages of the UCC27201A-Q1 incorporate an open drain configuration to provide the lower input thresholds. The input impedance is 200 k Ω nominal and input capacitance is approximately 4 pF. The 200 k Ω is a pull-down resistance to VSS (ground). The logic level compatible input provides a rising threshold of 1.7 V and a falling threshold of 1.6 V.

7.3.1.1 UVLO (Under Voltage Lockout)

The bias supplies for the high-side and low-side drivers have UVLO protection. VDD as well as VHB to VHS differential voltages are monitored. The VDD UVLO disables both drivers when VDD is below the specified threshold. The rising VDD threshold is 7.1 V with 0.5-V hysteresis. The VHB UVLO disables only the high-side driver when the VHB to VHS differential voltage is below the specified threshold. The VHB UVLO rising threshold is 6.7 V with 0.4-V hysteresis.

7.3.1.2 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



Feature Description (continued)

7.3.1.3 Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC27201A-Q1 driver. The diode anode is connected to VDD and cathode connected to VHB. With the VHB capacitor connected to HB and the HS pins, the VHB capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

7.3.1.4 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from VDD to VSS and the high-side is referenced from VHB to VHS.

7.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See *UVLO (Under Voltage Lockout)* for more information on UVLO operation mode. In normal mode, the output stage is dependent on the states of the HI and LI pins.

HI PIN LI PIN LO⁽²⁾ L L Н Н L L Н L Н L Н Н Н Н

Table 1. Device Logic Table

⁽¹⁾ HO is measured with respect to HS.

⁽²⁾ LO is measured with respect to VSS.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

8.2 Typical Application

An open loop half-bridge converter was used to calculate performance in an actual application.




Figure 17. Open Loop Half-Bridge Converter

2 Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



8.2.1 Design Requirements

Table 2. UCC27201A-Q1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Supply Voltage, VDD	12 V
Voltage on HS, VHS	0 V to 100 V
Voltage on HB, VHB	12 V to 112 V
Output	4 V, 20 A
Frequency	200 kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Switching the MOSFETs

Achieving optimum drive performance at high frequency efficiently requires special attention to layout and minimizing parasitic inductances. Care must be taken at the driver die and package level as well as the PCB layout to reduce parasitic inductances as much as possible. Figure 18 shows the main parasitic inductance elements and current flow paths during the turn ON and OFF of the MOSFET by charging and discharging its CGS capacitance.





Figure 18. MOSFET Drive Paths and Circuit Parasitics



The I_{SOURCE} current charges the C_{GS} gate capacitor and the I_{SINK} current discharges it. The rise and fall time of the voltage across the gate to source defines how quickly the MOSFET can be switched. Based on actual measurements, the analytical curves in Figure 19 and Figure 20 indicate the output voltage and current of the drivers during the discharge of the load capacitor. Figure 19 shows voltage and current as a function of time. Figure 20 indicates the relationship of voltage and current during fast switching. These figures demonstrate the actual switching process and limitations due to parasitic inductances.



Turning off the MOSFET needs to be achieved as fast as possible to minimize switching losses. For this reason, the UCC27201A-Q1 driver is designed for high peak currents and low output resistance. The sink capability is specified as 0.18 V at 100-mA dc current implying $1.8-\Omega$ R_{DS(on)}. With 12-V drive voltage, no parasitic inductance and a linear resistance, one would expect initial sink current amplitude of 6.7 A for both high-side and low-side drivers. Assuming a pure R-C discharge circuit of the gate capacitor, one would expect the voltage and current waveforms to be exponential. Due to the parasitic inductances and non-linear resistance of the driver MOSFET'S, the actual waveforms have some ringing and the peak-sink current of the drivers is approximately 3.3 A as shown in Figure 14. The overall parasitic inductance of the drive circuit is estimated at 4 nH. The internal parasitic inductance of the SOIC-8 package is estimated to be 2 nH including bond wires and leads.




Actual measured waveforms are shown in Figure 21 and Figure 22. As shown, the typical rise time of 8 ns and fall time of 7 ns is conservatively rated.



8.2.2.2 Dynamic Switching of the MOSFETs

The true behavior of MOSFETS presents a dynamic capacitive load primarily at the gate to source threshold voltage. Using the turn off case as the example, when the gate to source threshold voltage is reached the drain voltage starts rising, the drain to gate parasitic capacitance couples charge into the gate resulting in the turn off plateau. The relatively low threshold voltages of many MOSFETS and the increased charge that has to be removed (Miller charge) makes good driver performance necessary for efficient switching. An open loop half bridge power converter was utilized to evaluate performance in actual applications. The schematic of the half-bridge converter is shown in Figure 17. The turn off waveforms of the UCC27201A-Q1 driving two MOSFETs in parallel is shown in Figure 23 and Figure 24.



Product Folder Links: UCC27201A-Q1

Submit Documentation Feedback




8.2.2.3 Delay Matching and Narrow Pulse Widths

The total delays encountered in the PWM, driver and power stage need to be considered for a number of reasons, primarily delay in current limit response. Also to be considered are differences in delays between the drivers which can lead to various concerns depending on the topology. The sync-buck topology switching requires careful selection of dead-time between the high- and low-side switches to avoid 1) cross conduction and 2) excessive body diode conduction. Bridge topologies can be affected by a resulting volt-sec imbalance on the transformer if there is imbalance in the high and low side pulse widths in a steady state condition.

Narrow pulse width performance is an important consideration when transient and short circuit conditions are encountered. Although there may be relatively long steady state PWM output-driver-MOSFET signals, very narrow pulses may be encountered in 1) soft start, 2) large load transients, and 3) short circuit conditions.

The UCC27201A-Q1 driver offers excellent performance regarding high and low-side driver delay matching and narrow pulse width performance. The delay matching waveforms are shown in Figure 25 and Figure 26. The UCC27201A-Q1 driver narrow pulse performance is shown in Figure 27 and Figure 28.



Submit Documentation Feedback




8.2.2.4 Boot Diode Performance

The UCC27201A-Q1 driver incorporates the bootstrap diode necessary to generate the high side bias internally. The characteristics of this diode are important to achieve efficient, reliable operation. The dc characteristics to consider are V_F and dynamic resistance. A low V_F and high dynamic resistance results in a high forward voltage during charging of the bootstrap capacitor. The UCC27201A-Q1 has a boot diode rated at 0.65-V V_F and dynamic resistance of 0.6 Ω for reliable charge transfer to the bootstrap capacitor. The dynamic characteristics to consider are diode recovery time and stored charge. Diode recovery times that are specified with no conditions can be misleading. Diode recovery times at no forward current (I_F) can be noticeably less than with forward current applied. The UCC27201A-Q1 boot diode recovery is specified at 20 ns at I_F = 20 mA, I_{REV} = 0.5 A. At 0 mA I_F , the reverse recovery time is 15 ns.

Another less obvious consideration is how the stored charge of the diode is affected by applied voltage. On every switching transition when the HS node transitions from low to high, charge is removed from the boot capacitor to charge the capacitance of the reverse biased diode. This is a portion of the driver power losses and reduces the voltage on the HB capacitor. At higher applied voltages, the stored charge of the UCC27201A-Q1 PN diode is often less than a comparable Schottky diode.

8.2.3 Application Curves





9 Power Supply Recommendations

The bias supply voltage range for which the device is rated to operate is from 8 V to 17 V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition when the VDD pin voltage is below the V(ON) supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20-V absolute maximum voltage rating of the VDD pin of the device (which is a stress rating). Keeping a 3-V margin to allow for transient voltage spikes, the maximum recommended voltage for the VDD pin is 17 V. The UVLO protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification VDD(hys). Therefore, ensuring that, while operating at or near the 8-V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the VDD pin voltage has dropped below the V(OFF) threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system startup, the device does not begin operation until the VDD pin voltage has exceeded above the V(ON) threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the HO pin is also supplied through the same VDD pin is important. As a result, every time a current is sourced out of the HO pin a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that a local bypass capacitor is provided between the VDD and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low ESR, ceramic surface mount capacitor is a must. TI recommends using a capacitor in the range 0.22 uF to 4.7 uF between VDD and GND. In a similar manner, the current pulses delivered by the LO pin are sourced from the HB pin. Therefore a 0.022-uF to 0.1-uF local decoupling capacitor is recommended between the HB and HS pins.

Submit Documentation Feedback



10 Layout

10.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules should be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V_{DD} and V_{HB} (bootstrap) capacitors as close as possible to the driver.
- Pay close attention to the GND trace. Use the thermal pad of the DDA package as GND by connecting it to the VSS pin (GND). Note: The GND trace from the driver goes directly to the source of the MOSFET but should not be in the high current path of the MOSFET(S) drain or source current.
- Use similar rules for the HS node as for GND for the high side driver.
- Use wide traces for LO and HO closely following the associated GND or HS traces. 60 mil to 100 mil width is preferable where possible.
- Use as least two or more vias if the driver outputs or SW node needs to be routed from one layer to another. For GND the number of vias needs to be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid L_I and H_I (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.
- Keep in mind that a poor layout can cause a significant drop in efficiency versus a good PCB layout and can even lead to decreased reliability of the whole system.

10.2 Layout Example




Figure 31. Example Component Placement

Product Folder Links: UCC27201A-Q1

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For additional information, see the following:

- 1. QFN/SON PCB Attachment Application Report (SLUA271)
- 2. PowerPAD™ Thermally Enhanced Package (SLMA002)
- 3. PowerPAD™ Made Easy (SLMA004)

11.2 Trademarks

PowerPad is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27201AQDDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	201AQ1	Samples
UCC27201AQDMKRQ1	ACTIVE	VSON	DMK	10	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC 27201AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF UCC27201A-Q1:

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27201AQDDARQ1	so	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
	PowerPAD	1										
UCC27201AQDMKRQ1	VSON	DMK	10	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27201AQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
UCC27201AQDMKRQ1	VSON	DMK	10	2500	346.0	346.0	33.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated