documentation

## UCC27444-Q1 20-V, 4-A Dual-Channel Low-Side Gate Driver with -5-V Input Capability For Automotive Applications

## 1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
- Device temperature grade $1:-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient operating temperature range
- Device HBM ESD classification level H2
- Device CDM ESD classification level C6
- Typical 4-A peak source and sink drive current for each channel
- INA and INB input pins capable of handling -5 V
- Absolute maximum VDD voltage 20 V
- Wide VDD operating range from 4.5 V to 18 V
- Two independent gate drive channels
- Independent enable function for each output
- Fast propagation delays (18-ns typical)
- Fast rise and fall times (11-ns and 7-ns typical)
- 1-ns typical delay matching between the two channels
- SOIC8 and VSSOP8 PowerPAD ${ }^{\text {TM }}$ package options
- Operating junction temperature range of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$


## 2 Applications

- Switched-mode power supplies (SMPS)
- Power factor correction (PFC) circuits
- DC/DC converter
- AC inverter and VF drives
- Micro inverter
- DC fast charging stations


Simplified Application Diagram

## 3 Description

The UCC27444-Q1 is a dual-channel, high-speed, low-side gate driver that effectively drives MOSFET and GaN power switches. UCC27444-Q1 has a typical peak drive strength of 4 A , which reduces rise and fall times of the power switches, lowers switching losses, and increases efficiency. The device's fast propagation delay (18-ns typical) yields better power stage efficiency by improving the deadtime optimization, pulse width utilization, control loop response, and transient performance of the system.
The UCC27444-Q1 can handle -5 V at its INx inputs, which improves robustness in systems with moderate ground bouncing. The inputs can be connected to most controller outputs for maximum control flexibility. An independent enable signal allows the power stage to be controlled independently of main control logic. In the event of a system fault, the gate driver can quickly shut-off by pulling enable low. Many high-frequency switching power supplies exhibit noise at the gate of the power device, which can get injected into the output pin on the gate driver and can cause the driver to malfunction. The device's transient reverse current and reverse voltage capability allow it to tolerate noise on the gate of the power device or pulse-transformer and avoid driver malfunction.

The UCC27444-Q1 also features low voltage operation and power on reset (POR) for improved system robustness. When there is not enough bias voltage to fully enhance the power device, the gate driver output is held low by the strong internal pull down MOSFET.

Device Information

| PART NUMBER ${ }^{(1)}$ | PACKAGE | BODY SIZE (NOM) |
| :--- | :--- | :---: |
| UCC27444-Q1 | SOIC $(8)$ | $4.90 \mathrm{~mm} \times 3.91 \mathrm{~mm}$ |
|  | VSSOP $(8)$ | $3.00 \mathrm{~mm} \times 3.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Table of Contents

1 Features............................................................................. 1 .....  1
7.4 Device Functional Modes. ..... 15
2 Applications ..... 1
3 Description .....
4 Revision History ..... 2
5 Pin Configuration and Functions .....  3
6 Specifications ..... 4
6.1 Absolute Maximum Ratings ..... 4
6.2 ESD Ratings ..... 4
6.3 Recommended Operating Conditions ..... 4
6.4 Thermal Information ..... 4
6.5 Electrical Characteristics .....  5
6.6 Switching Characteristics .....  .6
6.7 Timing Diagrams ..... 7
6.8 Typical Characteristics ..... 8
7 Detailed Description ..... 12
7.1 Overview. ..... 12
7.2 Functional Block Diagram ..... 13
7.3 Feature Description. ..... 13
8 Application and Implementation. ..... 16
8.1 Application Information ..... 16
8.2 Typical Application ..... 17
9 Power Supply Recommendations. ..... 21
10 Layout ..... 22
10.1 Layout Guidelines ..... 22
10.2 Layout Example. ..... 23
10.3 Thermal Considerations ..... 23
11 Device and Documentation Support ..... 24
11.1 Third-Party Products Disclaimer ..... 24
11.2 Receiving Notification of Documentation Updates ..... 24
11.3 Support Resources ..... 24
11.4 Trademarks ..... 24
11.5 Electrostatic Discharge Caution ..... 24
11.6 Glossary ..... 24
12 Mechanical, Packaging, and Orderable Information ..... 24
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision * (May 2022) to Revision A (July 2023) ..... Page

- Changed status from Advance Information to Production Data. ..... 1


## 5 Pin Configuration and Functions



Figure 5-1. D Package 8-Pin SOIC Top View


Figure 5-2. DGN Package 8-Pin VSSOP Top View
Table 5-1. Pin Functions

| PIN |  |  | TYPE ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| NAME | DGN | D |  |  |
| ENA | 1 | 1 | 1 | Enable input for Channel A. Biasing ENA, LOW will disable Channel A output regardless of the state of INA. Pulling ENA, HIGH enables the Channel A output. If ENA is left floating, Channel $A$ is enabled by default due to an internal pullup resistor. It is recommended to connect this pin to VDD if unused. |
| ENB | 8 | 8 | 1 | Enable input for Channel B. Biasing ENB, LOW disables Channel B output regardless of the state of INB. Pulling ENB, HIGH enables the Channel B output. If $E N B$ is left floating, Channel $B$ is enabled by default due to an internal pullup resistor. It is recommended to connect this pin to VDD if unused. |
| GND | 3 | 3 | - | Ground: All signals are referenced to this pin. |
| INA | 2 | 2 | 1 | Input to Channel A. INA is the non-inverting input of the UCC27444-Q1 device. Connect this pin to GND if unused. |
| INB | 4 | 4 | 1 | Input to Channel B. INB is the non-inverting input of the UCC27444-Q1 device. Connect this pin to GND if unused. |
| OUTA | 7 | 7 | 0 | Channel A Output |
| OUTB | 5 | 5 | 0 | Channel B Output |
| VDD | 6 | 6 | 1 | Bias supply input. Bypass this pin with two ceramic capacitors, generally $\geq 1 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$, which are referenced to GND pin of this device. |
|  | Thermal Pad | - | - | Connect to GND through large copper plane. This pad is not a low-impedance path to GND. |

[^0]
## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)(2)(3)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, VDD |  | -0.3 | 20 | V |
|  | DC | -0.3 | VDD +0.3 | V |
| Output Volage, OUTA, OUTB | 100ns Pulse | -2 | VDD +0.3 | V |
| Input Voltage INA, INB, |  | -5 | VDD+0.3 | V |
| Input Voltage ENA, ENB |  | -0.3 | VDD+0.3 | V |
| Operating junction temperature |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead temperature | Soldering, 10 sec. |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Lead temperature | Reflow |  | 260 |  |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Section 6.4 of the datasheet for thermal limitations and considerations of packages.
(3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

### 6.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {(ESD) }}$ | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ${ }^{(1)}$ HBM ESD classification level H2 | $\pm 2000$ | V |
|  |  | Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C6 | $\pm 1000$ |  |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range. All voltages are with reference to GND (unless otherwise noted)

|  | MIN | NOM | MAX |
| :--- | ---: | ---: | :---: |
| UNIT |  |  |  |
| Supply voltage, VDD | 4.5 | 12 | 18 |
| Input voltage, INA, INB | -2 | V |  |
| Output Voltage, OUTA, OUTB | 0 | VDD | V |
| Operating junction temperature, $T_{J}$ | -40 | VDD | V |

### 6.4 Thermal Information

| THERMAL METRIC |  | UCC27444-Q1 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | DGN | D |  |
|  |  | 8 PINS | 8 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 57.3 | 131.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 82.0 | 73.4 |  |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 30.5 | 74.6 |  |
| $\psi_{\text {JT }}$ | Junction-to-top characterization parameter | 5.0 | 25.6 |  |
| $\psi_{J B}$ | Junction-to-board characterization parameter | 30.4 | 73.8 |  |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | 13.1 | n/a |  |

### 6.5 Electrical Characteristics

Unless otherwise noted, VDD $=4.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, 1-\mu \mathrm{F}$ capacitor from VDD to GND, no load on the output. Typical condition specifications are at $25^{\circ} \mathrm{C}$.

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIAS CURRENTS |  |  |  |  |  |  |
| IVDD | VDD static supply current | $\mathrm{V}_{\text {INx }}=3.3 \mathrm{~V}, \mathrm{ENx}=\mathrm{VDD}$ |  | 150 | 380 | uA |
| IVDD | VDD static supply current | $\mathrm{V}_{\text {INx }}=0 \mathrm{~V}, \mathrm{ENx}=\mathrm{VDD}$ |  | 107 | 180 | uA |
| Ivddo | VDD operating current | $C_{\text {LOAD }}=1.8 \mathrm{nF}, \mathrm{f}_{\mathrm{SW}}=1000 \mathrm{kHz}, \mathrm{ENx}=\mathrm{VDD}, \mathrm{V}_{\mathrm{INx}}=0 \mathrm{~V}-$ 3.3 V PWM |  | 39 | 45 | mA |
| $\mathrm{I}_{\text {DIS }}$ | VDD disable current | $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}, \mathrm{ENx}=0 \mathrm{~V}$ |  | 450 | 570 | uA |
| POWER ON RESET (POR) |  |  |  |  |  |  |
| V VDD_on | VDD POR rising threshold |  | 2.1 | 3.0 | 4.0 | V |
| $\mathrm{V}_{\text {VDD_OFF }}$ | VDD POR falling threshold |  | 1.8 | 2.7 | 3.5 | V |
| $\mathrm{V}_{\text {VDD_HY }}$ | VDD POR hysteresis |  |  | 0.3 |  | V |
| INPUT (INA, INB) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {INx_H }}$ | Input signal high threshold | Output High, ENx = HIGH | 1.6 | 2.2 | 2.5 | V |
| $\mathrm{V}_{\text {INx_L }}$ | Input signal low threshold | Output Low, ENx = HIGH | 0.8 | 1.2 | 1.5 | V |
| $\mathrm{V}_{\text {INX_HYS }}$ | Input signal hysteresis |  |  | 1 |  | V |
| ENABLE (ENA, ENB) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ENx_H }}$ | Enable signal high threshold | Output High, INx = HIGH | 1.7 | 2.3 | 2.7 | V |
| $V_{\text {ENx_L }}$ | Enable signal low threshold | Output Low, INx = HIGH | 1.1 | 1.8 | 2.2 | V |
| $\mathrm{V}_{\text {ENx_HYS }}$ | Enable signal hysteresis |  |  | 0.7 |  | V |
| $\mathrm{R}_{\text {EN }}$ | EN pin pullup resistance | $\mathrm{ENx}=0 \mathrm{~V}$ |  | 100 |  | k $\Omega$ |
| OUTPUTS (OUTA, OUTB) |  |  |  |  |  |  |
| $\mathrm{I}_{\text {SRC }}{ }^{(1)}$ | Peak output source current | $\mathrm{VDD}=14 \mathrm{~V}, \mathrm{C}_{\mathrm{VDD}}=10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{f}=1 \mathrm{kHz}$ |  | 4 |  | A |
| $\mathrm{I}_{\text {SNK }}{ }^{(1)}$ | Peak output sink current | $\mathrm{VDD}=14 \mathrm{~V}, \mathrm{C}_{V D D}=10 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{f}=1 \mathrm{kHz}$ |  | -4 |  | A |
| $\mathrm{R}_{\mathrm{OH}}{ }^{(2)}$ | Pullup resistance | $\begin{aligned} & \text { lout }=-10 \mathrm{~mA} \\ & \text { See Section 7.3.4. } \end{aligned}$ |  | 1.2 | 2.5 | $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | Pulldown resistance | $\mathrm{l}_{\text {OUT }}=10 \mathrm{~mA}$ |  | 0.7 | 1.2 | $\Omega$ |

(1) Parameter not tested in production.
(2) Output pullup resistance in this table is a DC measurement that measures resistance of PMOS structure only (not N-channel structure).

### 6.6 Switching Characteristics

Unless otherwise noted, $\mathrm{VDD}=\mathrm{V}_{\mathrm{EN}}=4.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, 1- $\mu \mathrm{F}$ capacitor from VDD to GND, no load on the output. Typical condition specifications are at $25^{\circ} \mathrm{C}{ }^{(1)}$.

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {Rx }}$ | Rise time | $C_{\text {LOAD }}=1.8 \mathrm{nF}, 10 \%$ to $90 \%$, Vin $=0 \mathrm{~V}-5 \mathrm{~V}$ |  | 11 | 25 | ns |
| $\mathrm{t}_{\mathrm{fx}}$ | Fall time | $\mathrm{C}_{\text {LOAD }}=1.8 \mathrm{nF}, 90 \%$ to $10 \%, \mathrm{Vin}=0 \mathrm{~V}-5 \mathrm{~V}$ |  | 7 | 23 | ns |
| $t_{\text {D1x }}$ | Turn-on propagation delay | $C_{\text {LOAD }}=1.8 \mathrm{nF}, \mathrm{V}_{\text {INX_H }}$ of the input rise to $10 \%$ of output rise, Vin $=0 \mathrm{~V}-5 \mathrm{~V}$, $\mathrm{Fsw}=500 \mathrm{kHz}, 50 \%$ duty cycle |  | 18 | 33 | ns |
| $\mathrm{t}_{\mathrm{D} 2 \mathrm{x}}$ | Turn-off propagation delay | $C_{\text {LOAD }}=1.8 \mathrm{nF}, \mathrm{V}_{\text {INx_L }}$ of the input fall to $90 \%$ of output fall, Vin $=0 \mathrm{~V}-5 \mathrm{~V}, \mathrm{VDD}=5 \mathrm{~V}-18 \mathrm{~V}$, $\mathrm{Fsw}=500 \mathrm{kHz}, 50 \%$ duty cycle |  | 30 | 50 | ns |
| $t_{\text {D3x }}$ | Enable propagation delay | $C_{\text {LOAD }}=1.8 \mathrm{nF}, \mathrm{V}_{\text {ENX_H }}$ of the enable rise to $10 \%$ of output rise, Vin $=0 \mathrm{~V}-5 \mathrm{~V}$, Fsw $=500 \mathrm{kHz}, 50 \%$ duty cycle |  | 19 | 31 | ns |
| $\mathrm{t}_{\text {D4x }}$ | Disable propagation delay | $C_{\text {LOAD }}=1.8 \mathrm{nF}, \mathrm{V}_{\text {ENx_L }}$ of the enable fall to $90 \%$ of output fall, Vin $=0 \mathrm{~V}-5 \mathrm{~V}$, $\mathrm{Fsw}=500 \mathrm{kHz}, 50 \%$ duty cycle |  | 24 | 52 | ns |
| $\mathrm{t}_{\mathrm{M}}$ | Delay matching between two channels | $\begin{aligned} & \mathrm{C}_{\mathrm{LOAD}}=1.8 \mathrm{nF}, \mathrm{Vin}=0 \mathrm{~V}-5 \mathrm{~V} \text {, } \mathrm{Fsw}=500 \mathrm{kHz}, 50 \% \text { duty } \\ & \text { cycle, INA }=\mathrm{INB},\left\|\mathrm{t}_{\mathrm{RA}}-\mathrm{t}_{\mathrm{RB}}\right\|,\left\|\mathrm{t}_{\mathrm{FA}}-\mathrm{t}_{\mathrm{FB}}\right\| \end{aligned}$ |  | 1 | 5 | ns |
| $\mathrm{t}_{\text {PWmin }}$ | Minimum input pulse width | $\mathrm{C}_{\mathrm{L}}=1.8 \mathrm{nF}, \mathrm{Vin}=0 \mathrm{~V}-5 \mathrm{~V}, \mathrm{Fsw}=500 \mathrm{kHz}$, Vo > 1.5 V |  | 8 | 22 | ns |

(1) Switching parameters are not tested in production.

### 6.7 Timing Diagrams



Figure 6-1. Enable Function


Figure 6-2. Input-Output Operation

### 6.8 Typical Characteristics

Unless otherwise specified, VDD $=12 \mathrm{~V}, \mathrm{INx}=3.3 \mathrm{~V}, \mathrm{ENx}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, no load


Figure 6-3. Start-Up and Quiescent Current


Figure 6-5. Static Supply Current (outputs in DC on or off condition)


Figure 6-7. Input Thresholds


Figure 6-4. Operating Supply Current (both outputs switching)


Figure 6-6. Disable Current (EN = 0 V)


Figure 6-8. Enable Threshold

### 6.8 Typical Characteristics (continued)

Unless otherwise specified, VDD $=12 \mathrm{~V}, \mathrm{INx}=3.3 \mathrm{~V}, \mathrm{ENx}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, no load


Figure 6-9. Enable Pullup Resistance


Figure 6-11. Output Pulldown Resistance


Figure 6-13. Output Fall Time vs VDD


Figure 6-10. Output Pullup Resistance

$C_{\text {LOAD }}=1.8 \mathrm{nF}$
Figure 6-12. Output Rise Time vs VDD


Figure 6-14. Output Rise and Fall Time vs Temperature

### 6.8 Typical Characteristics (continued)

Unless otherwise specified, VDD $=12 \mathrm{~V}, \mathrm{INx}=3.3 \mathrm{~V}, \mathrm{ENx}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, no load


Figure 6-15. Input to Output Rising (turn-on) Propagation Delay


Figure 6-17. Input Propagation Delay vs Temperature

$C_{\text {LOAD }}=1.8 \mathrm{nF}$
Figure 6-19. Enable to Output Falling Propagation Delay


Figure 6-16. Input to Output Falling (turn-off) Propagation Delay vs VDD

$C_{\text {LOAD }}=1.8 \mathrm{nF}$
Figure 6-18. Enable to Output Rising Propagation Delay

$C_{\text {LOAD }}=1.8 \mathrm{nF}$
Figure 6-20. Turn-On/Rising Delay Matching

### 6.8 Typical Characteristics (continued)

Unless otherwise specified, VDD $=12 \mathrm{~V}, \mathrm{INx}=3.3 \mathrm{~V}, \mathrm{ENx}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, no load


Figure 6-21. Turn-Off and Falling Delay Matching


Figure 6-23. Peak Sink Current vs VDD

## 7 Detailed Description

### 7.1 Overview

The UCC27444-Q1 device is the dual-channel, low-side, high-speed, gate driver devices featuring 4-A source and sink current capability, fast switching characteristics, and a host of other features. UCC27444-Q1 Features and Benefits details the advantages of the gate driver's features, which combine to ensure efficient, robust, and reliable operation in high-frequency switching power circuits. The robust inputs of UCC27444-Q1 can handle -5 V , ensuring reliable operation in noisy environments. The driver has good transient handling capability on its output due to its reverse current handling, as well as rail-to-rail output drive, and a small propagation delay (typically 18 ns ). With this built-in robustness, the UCC27444-Q1 device can also be directly connected to a gate drive transformer.

The input threshold of UCC27444-Q1 is compatible with TTL low-voltage logic, which is fixed and independent of VDD supply voltage. The driver can also work with CMOS-based controllers as long as the threshold requirement is met.

Each channel has an enable pin, ENx, with a fixed TTL compatible threshold. The ENx pins are internally pulled up. Pulling ENx low disables the corresponding channel, while leaving ENx open provides normal operation. The ENx pins can be used as an additional input with the same performance as the INx pins.

Table 7-1. UCC27444-Q1 Features and Benefits

| FEATURE | BENEFIT |
| :--- | :--- |
| $-5-V$ IN capability | Enhanced signal reliability and device robustness in noisy <br> environments that experience ground bounce on the gate driver |
| 18-ns (typical) propagation delay | Extremely fast control to power device response times. |
| 1-ns (typical) delay matching between channels | Ease of optimizing timing of power device switching such as <br> selecting dead time. |
| VDD POR protection | Outputs are held low in power on reset conditions, which ensures <br> predictable, glitch-free operation at power-up and power-down. |
| Outputs are enabled when enable pins (ENx) are in floating <br> condition. | Pin-to-pin compatibility with legacy devices from Texas Instruments <br> in designs where Pin 1 and Pin 8 are "No Connect" pins |

### 7.2 Functional Block Diagram



Typical ENx pullup resistance is $100 \mathrm{k} \Omega$.

### 7.3 Feature Description

### 7.3.1 Operating Supply Current

The UCC27444-Q1 device features low quiescent $I_{D D}$ currents. The typical operating supply current in fully-on state (under static and switching conditions) are summarized in the Electrical Characteristics table. The total supply current is the sum of the quiescent $\mathrm{I}_{\mathrm{DD}}$ current, the average $\mathrm{l}_{\mathrm{OUT}}$ current because of switching, and any current related to pullup resistors on the enable pins. Knowing the operating switching frequency ( $\mathrm{f}_{\mathrm{sw}}$ ) and the MOSFET gate charge $\left(Q_{G}\right)$ at the drive voltage being used, the average $l_{\text {OUT }}$ current can be calculated as product of $\mathrm{Q}_{\mathrm{G}}$ and $\mathrm{f}_{\mathrm{SW}}$.
The Typical Characteristics provides a complete characterization of the $I_{D D}$ current as a function of switching frequency at different $V_{D D}$ bias voltages. The linear variation and close correlation with the theoretical value of the average $\mathrm{l}_{\text {OUT }}$ indicate a negligible shoot-through inside the gate driver device, displaying its high-speed characteristics.

### 7.3.2 Input Stage

The input pins of the UCC27444-Q1 gate driver device are based on a TTL compatible input threshold logic. With a high threshold of 2.2 V and a low threshold of 1.2 V , the logic level thresholds are conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power controller devices.
The UCC27444-Q1 device high resistance driver inputs reduces leakage currents in the input pins. The driver input signals are expected to be in a defined high or low state to control the driver outputs. If a controller is used which may have undefined or tri-state conditions on the driver control signals, it is recommended to have an external pull down resistance from the INx pins to ground.
The input pins can handle wide range of slew rate. In most power supply applications, the gate driver is either driven by the output of a digital controller or logic gates. Therefore, in most applications the input signal slew rate is fast and is no concern for the UCC27444-Q1 family of devices. If limiting the rise or fall times to the power
device is the primary goal, then an external gate resistor is highly recommended between the output of the diver
and the gate of the switching power device. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate driver device package and transferring it into the external resistor itself. In short, some of the power gets dissipated in the gate resistor rather than inside of the gate driver. Additionally, the input pins of UCC27444-Q1 are capable of handling -5 V . This improves the system robustness in noisy (electrical) applications. This also enables the driver to directly connect to the output of a gate drive transformer without the use of rectifying diodes, which saves board space and BOM cost.

### 7.3.3 Enable Function

The enable function is an extremely beneficial feature in gate driver devices, especially for certain applications such as synchronous rectification where the driver outputs are disabled in light-load conditions to prevent negative current circulation and to improve light-load efficiency.
The UCC27444-Q1 device is equipped with independent enable pins (ENx) for exclusive control of each driver channel operation. The enable pins are based on a non-inverting configuration (active-high operation). Thus, when ENx pins are driven high, the drivers are enabled and when ENx pins are driven low, the driver outputs are disabled. Similar to the input pins, the enable pins are also based on a TTL compatible threshold logic that is independent of the supply voltage and are effectively controlled using logic signals from 3.3-V or 5-V controllers. The ENx pins are internally pulled up to VDD using pullup resistors, as a result of which the outputs of the device are enabled in the default state. Hence even if the ENx pins are left floating the driver output is enabled. Essentially, this floating allows the UCC27444-Q1 device to be pin-to-pin compatible with TI's previous generation of drivers (UCC27324, UCC27424, UCC27524), where Pin 1 and Pin 8 are either ENx or N/C pins.

### 7.3.4 Output Stage

The UCC27444-Q1 device output stage features a P-Channel architecture on the pullup structure, which delivers the highest peak source current when it is most needed, during the Miller plateau region of the power switch turn-on transition (when the power switch drain or collector voltage experiences $\mathrm{dV} / \mathrm{dt}$ ). This pull up achitecture closely emulates the behavior of the popular industry driver devices UCC2732x and UCC2742x. One characteristic of this pullup driver stage architecture is relatively consistent driver output rise and fall times over a wide VDD range.


Figure 7-1. UCC27444-Q1 Gate Driver Output Structure
The $\mathrm{R}_{\mathrm{OH}}$ parameter is a DC measurement and it is representative of the on-resistance of the P-Channel device on the pull-up stage of the device.

The pull-down structure in the UCC27444-Q1 device is simply comprised of a N-Channel MOSFET. The RoL parameter, which is also a DC measurement, is representative of the impedance of the pulldown stage in the device.

Each output stage in the UCC27444-Q1 device is capable of supplying 4-A peak source and 4-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low dropout. The presence of the MOSFET-body diodes also offers low
impedance to transient overshoots and undershoots. The outputs of these drivers are designed to withstand 4 A of peak reverse current transients without damage to the device.
The UCC27444-Q1 device is particularly suited for dual-polarity, symmetrical drive-gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This is possible because of the extremely low dropout offered by the MOS output stage of these devices, both during high $\left(\mathrm{V}_{\mathrm{OH}}\right)$ and low $\left(\mathrm{V}_{\mathrm{OL}}\right)$ states along with the low impedance of the driver output stage. All of these allow alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure proper reset for high-frequency applications.

For applications that have zero voltage switching during power MOSFET turn-on or turn-off interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.

### 7.3.5 Low Propagation Delays and Tightly Matched Outputs

The UCC27444-Q1 driver device features a low, 18-ns (typical) propagation delay between input and output which offers fast respone time from the control signals to the power devices. Additionally, the driver devices also feature extremely accurate, 1 -ns (typical) matched internal propagation delays between the two channels, which is beneficial for applications that require dual gate drives with critical timing. For example, in a PFC application, a pair of paralleled MOSFETs can be driven independently using each output channel, with the inputs of both channels driven by a common control signal from the PFC controller. In this case, the 1 -ns delay matching ensures that the paralleled MOSFETs are driven in a simultaneous fashion, minimizing turn-on and turn-off delay differences.

### 7.4 Device Functional Modes

Table 7-2. Device Logic Table

| ENA | ENB | INA | INB | UCC27444-Q1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | OUTA | OUTB |
| H | H | L | L | L | L |
|  |  |  | H | L | H |
|  |  | H | L | H | L |
|  |  |  | H | H | H |
| L | L | Any | Any | L | L |
| $\begin{gathered} \mathrm{H} \\ \text { Or Float } \end{gathered}$ | $\underset{\text { Or Float }}{\mathrm{H}}$ | Float | Float | X | X |
| Float | Float | L | L | L | L |
|  |  |  | H | L | H |
|  |  | H | L | H | L |
|  |  |  | H | H | H |

SLUSET2A - MAY 2022 - REVISED JULY 2023

## 8 Application and Implementation


#### Abstract

Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 8.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. In order to achieve fast switching of power devices and reduce associated switching-power losses, a powerful gate driver device is employed between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate driver devices are indispensable when it is not feasible for the PWM controller device to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning ON a power switch. A level-shifting circuitry is required to boost the $3.3-\mathrm{V}$ signal to the gate-drive voltage (such as 12 V ) in order to fully turn ON the power device and minimize conduction losses. Traditional buffer-drive circuits based on NPN/PNP bipolar transistors in a totem-pole arrangement, as emitter-follower configurations, prove inadequate with digital power because the traditional buffer-drive circuits lack level-shifting capability. Gate driver devices effectively combine both the level-shifting and buffer-drive functions. Gate driver devices also find other needs ,such as minimizing the effect of high frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controller devices by moving gate-charge power losses into the controller.

Finally, emerging wide band-gap power device technologies, such as GaN switches, which are capable of supporting very high switching frequency operation, are driving special requirements in terms of gate-drive capability. These requirements include a low operating voltage range ( 5 V to 6 V ), low propagation delays, good delay matching, and availability in compact, low inductance packages with good thermal capability. In summary, gate driver devices are an extremely important component in switching power combining benefits of high performance, low cost, low component count, board space reduction, and simplified system design.

### 8.2 Typical Application



Figure 8-1. UCC27444-Q1 Typical Application Diagram

### 8.2.1 Design Requirements

When selecting and designing-in the gate driver device for an end application, some functional aspects must be considered and evaluated first, in order to make the most appropriate selection. Among these considerations are bias voltage, POR, drive current, and power dissipation.

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 VDD and Power On Reset

The UCC27444-Q1 device has an internal power on reset (POR) protection feature on the VDD pin supply circuit blocks. When VDD is rising and the level is still below POR threshold, this circuit holds the output low, regardless of the status of the inputs. The POR is typically 3 V with $300-\mathrm{mV}$ typical hysteresis. This hysteresis prevents chatter when VDD supply voltages have noise, specifically at the lower end of the VDD operating range. POR hysteresis is also important to avoid any false tripping due to the bias noise generated because of fast switching transitions, where large peak currents are drawn from the bias supply bypass capacitors. The driver capability to operate at wide bias voltage range, along with good switching characteristics, is especially important in driving emerging power semiconductor devices, such as advanced low gate charge fast MOSFETs, and GaN FETs.
At power-up, the UCC27444-Q1 driver device output remains low until the VDD voltage reaches the POR rising threshold, irrespective of the state of any other input pins such as $\operatorname{INx}$ and ENx. After the POR rising threshold, the magnitude of the OUT signal rises with $V_{D D}$ until steady-state $V_{D D}$ is reached.
For the best high-speed circuit performance and to prevent noise problems because the device draws current from the VDD pin to bias all internal circuits, use two VDD bypass capacitors. Also, use surface mount, low ESR capacitors. A $0.1-\mu \mathrm{F}$ ceramic capacitor should be located less than 1 mm from the VDD to GND pins of the gate-driver device. In addition, a larger capacitor ( $\geq 1 \mu \mathrm{~F}$ ) must be connected in parallel (also as close to the driver IC as possible) to help deliver the high-current peaks required by the load. The parallel combination of capacitors presents a low impedance characteristic for the expected current levels and switching frequencies in the application.


Figure 8-2. Power-Up Sequence

### 8.2.2.2 Drive Current and Power Dissipation

The UCC27444-Q1 driver is capable of delivering 4 A of peak current to a switching power device gate (MOSFET, GaN FET) for a period of several-hundred nanoseconds at VDD $=12 \mathrm{~V}$. High peak current is required to turn ON the device quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground, which repeats at the operating switching frequency of the power device. The power dissipated in the gate driver device package depends on the following factors:

- Gate charge of the power MOSFET (usually a function of the drive voltage $\mathrm{V}_{\mathrm{GS}}$, which is very close to input bias supply voltage $\mathrm{V}_{\mathrm{DD}}$ due to low $\mathrm{V}_{\mathrm{OH}}$ drop-out).
- Switching frequency
- External gate resistors

Because UCC27444-Q1 features low-quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver is very small compared to the losses due to switching of the power device.

When a driver device is tested with a discrete capacitive load, calculating the power that is required from the bias supply is fairly simple. The following equation provides an example of the energy that must transfer from the bias supply to charge the capacitor.

$$
\begin{equation*}
E_{G}=\frac{1}{2} C_{L O A D} V_{D D}^{2} \tag{1}
\end{equation*}
$$

where

- $C_{\text {LOAD }}$ is the load capacitor.
- $\mathrm{V}_{\mathrm{DD}}$ is the bias voltage of the driver.

There is an equal amount of energy dissipated when the capacitor is discharged. This leads to a total power loss, as shown in the following equation example.

$$
\begin{equation*}
P_{G}=C_{L O A D} V_{D D}{ }^{2} f_{S W} \tag{2}
\end{equation*}
$$

where

- $f_{S W}$ is the switching frequency.

With $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=10 \mathrm{nF}$ and $\mathrm{f}_{\mathrm{SW}}=300 \mathrm{kHz}$, the switching power loss is calculated as follows:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{G}}=10 \mathrm{nF} \times 12 \mathrm{~V}^{2} \times 300 \mathrm{kHz}=0.432 \mathrm{~W} \tag{3}
\end{equation*}
$$

The switching load presented by a power MOSFET is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC , to switch the device under specified conditions. Using the gate charge $Q_{g}$, the power that must dissipate when charging a capacitor is determined, which by using the equivalence $Q_{g}=C_{\text {LOAD }} V_{D D}$ is shown in the following equation.

$$
\begin{equation*}
P_{G}=C_{L O A D} V_{D D}{ }^{2} f_{S W}=Q_{g} V_{D D} f_{S W} \tag{4}
\end{equation*}
$$

Assuming that the UCC27444-Q1device is driving power MOSFET with 60 nC of gate charge ( $\mathrm{Q}_{\mathrm{g}}=60 \mathrm{nC}$ at $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ ) on each output, the gate charge related power loss is calculated using the equation below.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{G}}=2 \times 60 \mathrm{nC} \times 12 \mathrm{~V} \times 300 \mathrm{kHz}=0.432 \mathrm{~W} \tag{5}
\end{equation*}
$$

This power $\mathrm{P}_{\mathrm{G}}$ is dissipated in the resistive elements of the circuit when the MOSFET turns on or turns off. Half of the total power is dissipated when the load capacitor is charged during turn-on, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{SW}}=0.5 \times \mathrm{Q}_{\mathrm{G}} \times \mathrm{VDD} \times \mathrm{f}_{\mathrm{SW}} \times\left(\frac{\mathrm{R}_{\mathrm{OFF}}}{\mathrm{R}_{\mathrm{OFF}}+\mathrm{R}_{\mathrm{GATE}}}+\frac{\mathrm{R}_{\mathrm{ON}}}{\mathrm{R}_{\mathrm{ON}}+\mathrm{R}_{\mathrm{GATE}}}\right) \tag{6}
\end{equation*}
$$

where

- $\mathrm{R}_{\mathrm{OFF}}=\mathrm{R}_{\mathrm{OL}}$
- $\mathrm{R}_{\mathrm{ON}}$ (effective resistance of pull-up structure)

The above equation is necessary when the external gate resistor is large enough to reduce the peak current of the driver. In addition to the above gate-charge related power dissipation, dissipation in the driver is related to the power associated with the quiescent bias current consumed by the device to bias all internal circuits such as input stage (with pullup and pulldown resistors), enable, and POR sections. As shown in the electrical characteristics table, the maximum quiescent current is less than 0.6 mA . The power loss due to DC current consumption of the driver internal circuit can be calculated as below.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{Q}}=\mathrm{I}_{\mathrm{DD}} \mathrm{~V}_{\mathrm{DD}} \tag{7}
\end{equation*}
$$

Assuming total internal current consumption to be 0.6 mA (maximum) at bias voltage of 12 V , the DC power loss in the driver is:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{Q}}=0.6 \mathrm{~mA} \times 12 \mathrm{~V}=7.2 \mathrm{~mW} \tag{8}
\end{equation*}
$$

This power loss is insignificant compared to gate charge related power dissipation calculated earlier.
With a $12-\mathrm{V}$ supply, the bias current is estimated as follows, with an additional $0.6-\mathrm{mA}$ overhead for the quiescent consumption:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{DD}} \sim \frac{\mathrm{P}_{\mathrm{G}}}{\mathrm{~V}_{\mathrm{D}}}=\frac{0.432 \mathrm{~W}}{12 \mathrm{~V}}=0.036 \mathrm{~A} \tag{9}
\end{equation*}
$$

If the gate driver is used with inductive load, then special attention should be paid to the ringing on each pin of the gate driver device. The ringing should not exceed the recommended operating rating of the pin.

### 8.2.3 Application Curves

The figures below show the typical switching characteristics of the UCC27444-Q1 device used in high-voltage boost converter application. In this application, the UCC27444-Q1 is driving the IGBT switch that has a gate charge of
110nC.


Figure 8-3. UCC27444-Q1 Used to Drive IGBT in the Boost Converter


Vin $=210 \mathrm{~V}$, Vout= 235 V , lout=1.1 A, Fsw= 125 kHz , driver supply voltage $=12 \mathrm{~V}$, gate resistor $=0 \Omega$
Figure 8-4. Turn-On Propagation Delay Waveform


Vin $=210$ V, Vout $=235 \mathrm{~V}$, lout $=1.1 \mathrm{~A}$, Fsw= 125 kHz , driver supply voltage $=12 \mathrm{~V}$, gate resistor $=0 \Omega$
Figure 8-5. Turn-Off Propagation Delay Waveform

## 9 Power Supply Recommendations

The bias supply voltage range for the UCC27444-Q1 device is rated to operate is from 4.5 V to 18 V . The lower end of this range is governed by the internal power-on-reset ( POR ) protection feature on the $\mathrm{V}_{\mathrm{DD}}$ pin supply circuit blocks. If the driver is in a POR condition when the $V_{D D}$ pin voltage is below the VDD POR turn-on (rising) threshold, the POR protection feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the $20-\mathrm{V}$ absolute maximum voltage rating of the VDD pin of the device (which is a stress rating). It is necessary to have sufficient margin from the absolute maximum rating of the device to realize full operating life of the device. Therefore, the upper limit of recommended voltage of the VDD pin is 18 V .

The POR protection feature also has a hysteresis function. This means, when the VDD pin bias voltage exceeds the rising threshold voltage, the device begins to operate normally. If the VDD bias voltage drops below the rising threshold while on, the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification of the falling threshold. Therefore, while operating at or near the $4.5-\mathrm{V}$, design engineer should ensure that the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device. Otherwise, the device output may turn-off. During system shutdown, the device operation continues until the VDD pin voltage has dropped below the VDD turn-off (falling) threshold, which must be accounted for while evaluating system shutdown timing or sequencing requirements. At system startup, the device does not begin operation until the VDD pin voltage has exceeded VDD turn-on (rising) threshold.

The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUTA/B pin is also supplied through the same VDD pin capacitor, is important. As a result, every time a current is sourced out of the output pins, a corresponding current pulse is delivered into the device through the VDD pin. Thus, ensure that the local bypass capacitors are provided between the VDD and GND pins and locate them as close to the device pins as possible for the purpose of decoupling. A low ESR, ceramic surface mount capacitor is required. TI recommends having two capacitors: a $0.1-\mu \mathrm{F}$ ceramic surface-mount capacitor placed less than 1 mm from the VDD pin of the device and another larger ceramic capacitor $(\geq 1 \mu \mathrm{~F})$ must be connected in parallel.

## 10 Layout

### 10.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. The UCC27444-Q1 gate driver incorporates small propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power MOSFET to facilitate very quick voltage transitions. Very high di/dt causes unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are recommended when designing with these high-speed drivers.

- Place the driver IC as close as possible to the power device in order to minimize the length of high-current traces between the driver IC output pins and the gate of the switching power device.
- Place the VDD bypass capacitors between VDD and GND as close as possible to the driver IC with minimal trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD pin, during turn-on of power MOSFET. The use of low inductance surface-mounted-device (SMD) components such as 50 V rated X7R chip capacitors are highly recommended.
- The turn-on and turn-off current loop paths (driver device, power MOSFET and VDD bypass capacitor) must be minimized as much as possible in order to keep the stray inductance to a minimum. High dl/dt is established in these loops at two instances, namely during turn-on and turn-off transients, which induces significant voltage transients on the output pin of the driver device and Gate of the power MOSFET.
- Wherever possible, parallel the source and return traces to take advantage of flux cancellation.
- Separate power traces and signal traces, such as output and input signals.
- To minimize switch node transients and ringing, adding some gate resistance and/or snubbers on the power devices may be necessary. These measures may also reduce EMI.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver is connected to the other circuit nodes such as source of power MOSFET and ground of PWM controller at one, single point. The connected paths must be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT pin of the driver IC may corrupt the input signals of the driver IC. The ground plane must not be a conduction path for any high current (power stage) loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well
- External gate resistor and parallel diode-resistor combination may come in handy when replacing any gate driver IC with UCC27444-Q1 device in existing or new designs, specifically if they do not have the same drive strength.


### 10.2 Layout Example



Figure 10-1. UCC27444-Q1 Layout Example

### 10.3 Thermal Considerations

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a gate driver device to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced, while keeping the junction temperature within the specified limit. For detailed information regarding the thermal information table, please refer to the Semiconductor and IC Package Thermal Metrics Application Note (SPRA953).

Among the different package options available for the UCC27444-Q1 device, power dissipation capability of the DGN package is of particular mention. The VSSOP-8 (DGN) package offers thermal pad for removing the heat from the semiconductor junction through the bottom of the package. This pad is soldered to the copper on the printed circuit board directly underneath the device package, reducing the thermal resistance to a very low value. This allows a significant improvement in heat-sinking over the D package. The printed circuit board must be designed with thermal lands and thermal vias to complete the heat removal subsystem. Note that the exposed pads in the VSSOP-8 package are not directly connected to any leads of the package, however,PowerPAD is thermally connected to the substrate of the device. TI recommends to externally connect the exposed pads to GND pin of the driver IC in PCB layout.

SLUSET2A - MAY 2022 - REVISED JULY 2023

## 11 Device and Documentation Support

### 11.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

TI E2E ${ }^{T M}$ support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.4 Trademarks

PowerPAD ${ }^{\text {TM }}$ is a trademark of Texas Instruments.
TI E2E ${ }^{\text {TM }}$ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCC27444QDGNRQ1 | ACTIVE | HVSSOP | DGN | 8 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 444Q | Samples |
| UCC27444QDRQ1 | ACTIVE | SOIC | D | 8 | 3000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 27444Q | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel <br> Width <br> W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCC27444QDGNRQ1 | HVSSOP | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| UCC27444QDRQ1 | SOIC | D | 8 | 3000 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCC27444QDGNRQ1 | HVSSOP | DGN | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| UCC27444QDRQ1 | SOIC | D | 8 | 3000 | 356.0 | 356.0 | 35.0 |

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



NOTES:
PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187,
6. Features may differ or may not be present.


LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X


NOTES: (continued)
7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.


> SOLDER PASTE EXAMPLE
> EXPOSED PAD 9:
> $100 \%$ PRINTED SOLDER COVERAGE BY AREA
> SCALE: $15 X$

| STENCIL <br> THICKNESS | SOLDER STENCIL <br> OPENING |
| :---: | :---: |
| 0.1 | $1.91 \times 2.01$ |
| 0.125 | $1.71 \times 1.80($ SHOWN $)$ |
| 0.15 | $1.56 \times 1.64$ |
| 0.175 | $1.45 \times 1.52$ |

NOTES: (continued)
11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.


NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed . 006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.


SOLDER MASK DETAILS

NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated


[^0]:    (1) I = Input; O = Output

