



## UCD8220-Q1 Digitally Managed Push-Pull Analog PWM Controllers

## 1 Features

- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
  - Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C4B
- For Digitally Managed Power Supplies Using  $\mu\text{Cs}$  or the TMS320™ DSP Family
- Voltage or Peak Current Mode Control with Cycle-by-Cycle Current Limiting
- Clock Input from Digital Controller to Set Operating Frequency and Max Duty Cycle
- Analog PWM Comparator
- 2-MHz Switching Frequency
- 110-V Input Startup Circuit and Thermal Shutdown (UCD8620)
- Internal Programmable Slope Compensation
- 3.3-V, 10-mA Linear Regulator
- DSP/ $\mu\text{C}$  Compatible Inputs
- Dual  $\pm 4\text{-A}$  TrueDrive™ Integrated Circuit High Current Drivers
- 10-ns Typical Rise and Fall Times with 2.2-nF
- 25-ns Input-to-Output Propagation Delay
- 25-ns Current Sense-to-Output Propagation Delay
- Programmable Current-Limit Threshold
- Digital Output Current-Limit Flag
- 4.5-V to 15.5-V Supply Voltage Range

## 2 Applications

- Automotive HEV/EV and Powertrain
- Digitally Managed Switch Mode Power Supplies
- Push-Pull, Half-Bridge, or Full-Bridge Converters
- Battery Chargers

### 3 Description

The UCD8220-Q1 analog pulse-width modulator (PWM) device is used in digitally managed power supplies using a microcontroller or the TMS320 DSP family.

The UCD8220-Q1 device is a double-ended PWM controller configured with push-pull drive logic.

Systems using the UCD8220-Q1 device close the PWM feedback loop with traditional analog methods, but the UCD8220-Q1 controller includes circuitry to interpret a time-domain digital pulse train. The pulse train contains the operating frequency and maximum duty cycle limit which are used to control the power supply operation. The device circuitry eases implementation of a converter with high level control features without the added complexity or possible PWM resolution limitations of closing the control loop in the discrete time domain.

The UCD8220-Q1 device can be configured for either peak current mode or voltage mode control. The device provides a programmable current-limit function and a digital output current-limit flag which can be monitored by the host controller to set the current limit operation. For fast switching speeds, the output stage uses the TrueDrive output circuit architecture, which delivers rated current of  $\pm 4\text{-A}$  into the gate of a MOSFET. Finally the device also includes a 3.3-V, 10-mA linear regulator to provide power to the digital controller or act as a reference in the system.


The UCD8220-Q1 controller is compatible with the standard 3.3-V I/O ports of UCD9K digital power controllers, DSPs, microcontrollers, or ASICs and is offered in the PowerPAD™ integrated circuit package HTSSOP.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCD8220-Q1	HTSSOP (16)	5.00 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### UCD8220-Q1 Typical Simplified Push-Pull Converter Application Schematic



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.3 Feature Description.....	<b>13</b>
<b>2 Applications</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>17</b>
<b>3 Description</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>18</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information.....	<b>18</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Application .....	<b>18</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>22</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	<b>10 Layout</b> .....	<b>23</b>
6.2 ESD Ratings.....	<b>4</b>	10.1 Layout Guidelines .....	<b>23</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	10.2 Layout Example .....	<b>23</b>
6.4 Thermal Information .....	<b>4</b>	10.3 Thermal Considerations .....	<b>24</b>
6.5 Electrical Characteristics.....	<b>5</b>	<b>11 Device and Documentation Support</b> .....	<b>24</b>
6.6 Timing Requirements .....	<b>6</b>	11.1 Documentation Support .....	<b>24</b>
6.7 Typical Characteristics .....	<b>7</b>	11.2 Trademarks .....	<b>24</b>
<b>7 Detailed Description</b> .....	<b>12</b>	11.3 Electrostatic Discharge Caution.....	<b>24</b>
7.1 Overview .....	<b>12</b>	11.4 Glossary .....	<b>24</b>
7.2 Functional Block Diagram .....	<b>13</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>24</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


<b>Changes from Revision B (July 2014) to Revision C</b>	<b>Page</b>
• Added the following sections to the data sheet: <i>Device Functional Modes</i> , <i>Application Information</i> , <i>Design Requirements</i> , <i>Application Curves</i> , <i>Power Supply Recommendations</i> , and <i>Layout Example</i> .....	<b>1</b>
• Changed the <i>Handling Ratings</i> table to <i>ESD ratings</i> and moved the storage temperature into the <i>Absolute Maximum Ratings</i> table .....	<b>4</b>

<b>Changes from Revision A (June 2012) to Revision B</b>	<b>Page</b>
• Updated the data sheet format to meet the new TI data sheet standards .....	<b>1</b>
• Deleted VIN (input to internal start-up circuitry) from the <i>Pin Functions</i> table .....	<b>3</b>
• Added the <i>Clearing the Current-Limit Flag (CLF)</i> section .....	<b>17</b>

<b>Changes from Original (June 2012) to Revision A</b>	<b>Page</b>
• Device went from preview to production .....	<b>1</b>

## 5 Pin Configuration and Functions

**PWP Package  
16-Pin HTSSOP With PowerPAD  
Top View**



NC – No internal connection

### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
3V3	3	O	Regulated 3.3-V rail. The onboard linear voltage regulator is capable of sourcing up to 10 mA of current. Place a 0.22- $\mu$ F ceramic capacitor from this pin to analog ground.
AGND	5	—	Analog ground return
CLF	7	O	Current-limit flag. When the CS level is greater than the ILIM voltage minus 25 mV, the output driver is forced low and the current-limit flag (CLF) is set high. The CLF signal is latched high until the device receives the next rising edge on the CLK pin. This signal is also used for the start-up handshaking between the digital controller and the analog controller
CLK	2	I	Clock. Input pulse train contains operating frequency and maximum duty cycle limit. This pin is a high impedance digital input capable of accepting 3.3-V logic level signals up to 2 MHz. An internal Schmitt trigger comparator isolates the internal circuitry from any external noise.
CS	9	I	Current sense pin. A fast current-limit comparator connected to the CS pin is used to protect the power stage by implementing cycle-by-cycle current limiting.
CTRL	6	I	Input for the error feedback voltage from the external error amplifier. This input is multiplied by 0.5 and routed to the negative input of the PWM comparator
ILIM	8	I	Current-limit threshold set pin. The current-limit threshold can be set to any value between 0.25 V and 1 V. The default value while open is 0.5 V.
ISET	4	I	Pin for programming the current used to set the amount of slope compensation in peak current-mode control or to set the internal capacitor charging in voltage-mode control.
NC	1	—	No connection.
	15		
	16		
OUT1	12	O	The high-current TrueDrive integrated circuit driver output.
OUT2	11	O	The high-current TrueDrive integrated circuit driver output.
PGND	10	—	Power ground return. This pin should be connected close to the source of the power MOSFET.
PVDD	13	—	Supply pin provides power for the output drivers. This pin is not connected internally to the $V_{DD}$ supply rail. The bypass capacitor for this pin should be returned to PGND.
$V_{DD}$	14	I	Supply input pin to power the control circuitry. Bypass the pin with a capacitor with a value of at least 4.7 $\mu$ F, returned to AGND.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_{DD}$			16	V
Supply current, $I_{DD}$	Quiescent		20	mA
	Switching, $T_A = 25^\circ\text{C}$ , $T_J = 125^\circ\text{C}$ , $V_{DD} = 12\text{ V}$		200	
Output gate-drive voltage, $V_O$	OUTx	–1	PVDD	V
Output gate-drive sink current, $I_{O(\text{sink})}$	OUTx		4	A
Output gate-drive source current, $I_{O(\text{source})}$	OUTx	–4		
Analog input	ISSET, CS, CTRL, ILIM	–0.3	3.6	V
Digital I/Os	CLK, CLF	–0.3	3.6	
Continuous total power dissipation		See <a href="#">Thermal Information</a>		
Operating junction temperature range, $T_J$		–55	150	$^\circ\text{C}$
Lead temperature (Soldering, 10 sec)			300	$^\circ\text{C}$
Storage temperature, $T_{\text{stg}}$		–65	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.

### 6.2 ESD Ratings

				VALUE	UNIT
$V_{\text{ESD}}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		$\pm 2000$	V
		Charged device model (CDM), per AEC Q100-011	Corner pins (1, 8, 9, and 16)	$\pm 750$	
			Other pins	$\pm 500$	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage, PVDD	4.5	15.5	V

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		PWP (HTSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.1	$^\circ\text{C/W}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	29.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	24.2	
$\Psi_{JT}$	Junction-to-top characterization parameter	1	
$\Psi_{JB}$	Junction-to-board characterization parameter	24	
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	1.8	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

$V_{DD} = 12\text{ V}$ , 4.7- $\mu\text{F}$  capacitor from  $V_{DD}$  to AGND, 1  $\mu\text{F}$  from PVDD to PGND, 0.22- $\mu\text{F}$  capacitor from 3V3 to AGND,  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY SECTION						
Supply current, OFF		V <sub>DD</sub> = 4.2 V		300	500	μA
Supply current, ON		Outputs not switching, CLK = low	1.6		3	mA
LOW VOLTAGE UNDERVOLTAGE LOCKOUT						
V <sub>DD</sub> UVLO ON			4.25	4.5	4.75	V
V <sub>DD</sub> UVLO OFF			4.05	4.25	4.45	V
V <sub>DD</sub> UVLO hysteresis			150	250	350	mV
REFERENCE / EXTERNAL BIAS SUPPLY						
3V3 initial set point		T <sub>A</sub> = 25°C, I <sub>LOAD</sub> = 0	3.267	3.3	3.333	V
3V3 set point over temperature			3.234	3.3	3.366	V
3V3 load regulation		I <sub>LOAD</sub> = 1 mA to 10 mA, V <sub>DD</sub> = 5 V		1	6.6	mV
3V3 line regulation		V <sub>DD</sub> = 4.75 V to 12 V, I <sub>LOAD</sub> = 10 mA		1	6.6	mV
Short circuit current		V <sub>DD</sub> = 4.75 to 12 V	9	20	35	mA
3V3 OK threshold, ON		3.3 V rising	2.9	3.0	3.1	V
3V3 OK threshold, OFF		3.3 V falling	2.7	2.8	2.9	V
CLOCK INPUT (CLK)						
VIT+	HIGH, positive-going input threshold voltage		1.65		2.08	V
VIT–	LOW negative-going input threshold voltage		1.16		1.5	V
(VIT+) – (VIT–)	Input voltage hysteresis		0.6		0.8	V
Frequency		OUTx = 1 MHz			2	MHz
SLOPE COMPENSATION (ISET)						
ISET Voltage		V <sub>ISET</sub> , 3V3 = 3.3 V, ±2%	1.78	1.84	1.90	V
m	V <sub>SLOPE</sub> (I-Mode)	R <sub>ISET</sub> = 6.19 kΩ to AGND, CS = 0.25 V, CTRL = 2.5 V	1.48	2.12	2.76	V/μs
		R <sub>ISET</sub> = 100 kΩ to AGND, CS = 0.25 V, CTRL = 2.5 V	0.099	0.142	0.185	
		R <sub>ISET</sub> = 499 kΩ to AGND, CS = 0.25 V, CTRL = 2.5 V	0.019	0.028	0.037	
m	V <sub>SLOPE</sub> (V-Mode)	R <sub>ISET</sub> = 4.99 kΩ to 3V3, CTRL = 2.5 V	1.44	2.06	2.68	V/μs
		R <sub>ISET</sub> = 100 kΩ to 3V3, CTRL = 2.5 V	0.068	0.114	0.148	
		R <sub>ISET</sub> = 402 kΩ to 3v3, CTRL = 2.5 V	0.016	0.027	0.035	
ISET resistor range		Current mode control; R <sub>ISET</sub> connected to AGND	6.19		499	kΩ
ISET resistor range		Voltage mode control; R <sub>ISET</sub> connected to 3V3	4.99		402	kΩ
ISET current range		Voltage mode control with Feed-Forward; R <sub>ISET</sub> connected to VIN	3.7		300	μA
PWM						
PWM offset at CTRL input		3V3 = 3.3 V ±2%	0.45	0.51	0.6	V
CTRL buffer gain <sup>(1)</sup>		Gain from CTRL to PWM comparator input		0.5		V/V

(1) Specified by design. Not 100% tested in production.

## Electrical Characteristics (continued)

$V_{DD} = 12\text{ V}$ , 4.7- $\mu\text{F}$  capacitor from  $V_{DD}$  to AGND, 1  $\mu\text{F}$  from PVDD to PGND, 0.22- $\mu\text{F}$  capacitor from 3V3 to AGND,  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted).


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CURRENT LIMIT (ILIM)</b>					
ILIM internal current limit threshold	ILIM = OPEN	0.466	0.5	0.536	V
ILIM maximum current limit threshold	ILIM = 3.3 V	0.975	1.025	1.075	V
ILIM current limit threshold	ILIM = 0.75 V	0.700	0.725	0.750	V
ILIM minimum current limit threshold	ILIM = 0.25 V	0.2	0.23	0.25	V
CLF output high level	CS > ILIM, $I_{LOAD} = -7\text{ mA}$	2.64			V
CLF output low level	CS $\leq$ ILIM, $I_{LOAD} = 7\text{ mA}$			0.66	V
<b>CURRENT SENSE COMPARATOR</b>					
Bias voltage	Includes CS comp offset	5	25	50	mV
Input bias current			-1		$\mu\text{A}$
<b>CURRENT SENSE DISCHARGE TRANSISTOR</b>					
Discharge resistance	CLK = low, resistance from CS to AGND	10	35	75	$\Omega$
<b>OUTPUT DRIVERS</b>					
Source current <sup>(1)</sup>	$V_{DD} = 12\text{ V}$ , CLK = high, OUTx = 5 V		4		A
Sink current <sup>(1)</sup>	$V_{DD} = 12\text{ V}$ , CLK = low, OUTx = 5 V		4		A
Source current <sup>(1)</sup>	$V_{DD} = 4.75\text{ V}$ , CLK = high, OUTx = 0		2		A
Sink current <sup>(1)</sup>	$V_{DD} = 4.75\text{ V}$ , CLK = low, OUTx = 4.75 V		3		A
Output with $V_{DD} < UVLO$	$V_{DD} = 1.0\text{ V}$ , $I_{SINK} = 10\text{ mA}$		0.8	1.2	V

## 6.6 Timing Requirements

$V_{DD} = 12\text{ V}$ , 4.7- $\mu\text{F}$  capacitor from  $V_{DD}$  to AGND, 1  $\mu\text{F}$  from PVDD to PGND, 0.22- $\mu\text{F}$  capacitor from 3V3 to AGND,  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , (unless otherwise noted).


			MIN	NOM	MAX	UNIT
CLOCK INPUT (CLK)						
Minimum allowable off time <sup>(1)</sup>				20		ns
CURRENT LIMIT (ILIM)						
Propagation delay from CLK to CLF		CLK rising to CLF falling after a current limit event		15	25	ns
CURRENT SENSE COMPARATOR						
Propagation delay from CS to OUTx		ILIM = 0.5 V, measured on OUTx, CS = threshold + 60 mV		25	40	ns
Propagation delay from CS to CLF		ILIM = 0.5 V, measured on CLF, CS = threshold + 60 mV		25	50	
OUTPUT DRIVERS						
t <sub>R</sub>	Rise time	C <sub>LOAD</sub> = 2.2 nF, V <sub>DD</sub> = 12 V, See <a href="#">Figure 1</a>		10	20	ns
t <sub>F</sub>	Fall time	C <sub>LOAD</sub> = 2.2 nF, V <sub>DD</sub> = 12 V, See <a href="#">Figure 1</a>		10	15	
t <sub>D1</sub>	Propagation delay from CLK to OUTx, CLK rising	C <sub>LOAD</sub> = open, V <sub>DD</sub> = 12 V, See <a href="#">Figure 1</a>		25	35	ns
t <sub>D2</sub>	Propagation delay from CLK to OUTx, CLK falling	C <sub>LOAD</sub> = open, V <sub>DD</sub> = 12 V, See <a href="#">Figure 1</a>		25	35	

(1) Specified by design. Not 100% tested in production.




**Figure 1. Timing Diagram**


## 6.7 Typical Characteristics




**Figure 2. UCD8220-Q1 UVLO Threshold vs Temperature**



**Figure 3. 3V3 Reference Voltage vs Temperature**









**Figure 4. 3V3 Short-circuit Current vs Temperature**




**Figure 5. Supply Current vs Frequency ( $V_{DD} = 5\text{ V}$ )**

## Typical Characteristics (continued)



**Figure 6. Supply Current vs Frequency ( $V_{DD} = 8\text{ V}$ )**

**Figure 7. Supply Current vs Frequency ( $V_{DD} = 10\text{ V}$ )**

**Figure 8. Supply Current vs Frequency ( $V_{DD} = 12\text{ V}$ )**

**Figure 9. Supply Current vs Frequency ( $V_{DD} = 15\text{ V}$ )**

**Figure 10. CLK Input Threshold vs Temperature**

**Figure 11. Output Rise Time and Fall Time vs Temperature**




## Typical Characteristics (continued)




**Figure 12. Output Rise Time vs Supply Voltage**




**Figure 13. Output Fall Time vs Supply Voltage**




**Figure 14. CLK to OUTx Propagation Delay Rising vs Supply Voltage**



**Figure 15. CLK to OUTx Propagation Delay Falling vs Supply Current**



**Figure 16. Default Current Limit Threshold vs Temperature**



**Figure 17. CS to OUTx Propagation Delay vs Temperature**

## Typical Characteristics (continued)




Figure 18. CS to CLF Propagation Delay vs Temperature






Figure 19. CLK to OUT Propagation Delay vs Temperature




CLK = CTRL = 3V3

Figure 20. Start-Up Behavior at  $V_{DD} = 12\text{ V}$



CLK = CTRL = 3V3


Figure 21. Shut-Down Behavior at  $V_{DD} = 12\text{ V}$



CLK = AGND

CTRL = 3V3

Figure 22. Start-Up Behavior at  $V_{DD} = 12\text{ V}$




CLK = AGND


CTRL = 3V3

Figure 23. Shut-Down Behavior at  $V_{DD} = 12\text{ V}$


## Typical Characteristics (continued)



**Figure 24. Output Rise and Fall Time**



**Figure 25. Internal Slope Compensation in CMC vs Temperature**



**Figure 26. PWM Offset at CTRL Input vs Temperature**

## 7 Detailed Description

### 7.1 Overview

The UCD8220-Q1 device is a digitally managed analog PWM controller that is configured with push-pull drive logic.


In systems using the UCD8220-Q1 device, the PWM feedback loop is closed using the traditional analog methods. However, the UCD8220-Q1 includes circuitry to interpret a time-domain digital pulse train from a digital controller. The pulse train contains the operating frequency and maximum duty-cycle limit and therefore controls the power supply operation. The device circuitry eases the implementation of a converter with high-level control features without the added complexity or digital PWM-resolution limitations encountered when closing the voltage control-loop in the discrete time domain.

The UCD8220-Q1 device can be configured for either peak current-mode or voltage-mode control. The device provides a programmable current-limit function and a digital output current limit flag which can be monitored by the host controller. For fast switching speeds, the output stages use the TrueDrive output-circuit architecture, which delivers rated current of  $\pm 4\text{-A}$  into the gate of a MOSFET during the Miller plateau region of the switching transition. Finally the device also includes a 3.3-V, 10-mA linear regulator to provide power for the digital controller.

The UCD8220-Q1 device includes circuitry and features to ease implementing a converter that is managed by a microcontroller or a digital signal processor. Digitally managed power supplies provide software programmability and monitoring capability of the operation of the power supply, including:

- Switching frequency
- Synchronization
- $D_{\text{MAX}}$
- $V \times S$  clamp
- Input UVLO start and stop voltage
- Input OVP start and stop voltage
- Soft-start profile
- Current-limit operation
- Shutdown
- Temperature shutdown

## 7.2 Functional Block Diagram



## 7.3 Feature Description


### 7.3.1 CLK Input Time-Domain Digital Pulse Train

While the loop is closed in the analog domain, the UCD8220-Q1 device is managed by a time-domain digital pulse train from a digital controller. The pulse train, shown as CLK in Figure 27, contains the operating frequency and maximum duty-cycle limit and therefore controls the power supply operation as previously listed. The pulse train uses a Texas Instruments communication protocol which is a proprietary communication system that provides control of the power supply operation through software programming. The rising edge of the CLK signal represents the switching frequency. Figure 27 depicts the operation of the UCD8220-Q1 device in one of five modes. At the time when the internal signal *REF OK* is low, the UCD8220-Q1 device is not ready to accept CLK inputs. When the *REF OK* signal goes high, then the device is ready to process inputs. While the CLK input is low, the outputs are disabled and the CLK signal is used as an enable input. When the digital controller completes the initialization routine and verifies that all voltages are within operating range, then the controller begins the soft-start procedure by slowly ramping up the duty cycle of the CLK signal, while maintaining the desired switching frequency. The CLK duty cycle continues to increase until it reaches steady-state where the analog control loop takes over and regulates the output voltage to the desired set point. During steady state, the duty cycle of the CLK pulse can be set using a volt-second product calculation to protect the primary of the power transformer from saturation during transients.

When the power supply detects an overcurrent event, it enters the current-limit mode where the outputs are quickly turned off and the CLF signal is set high to notify the digital controller that the last power pulse was truncated. This technique is beneficial because it allows the digital controller to decide how to handle this overcurrent event while providing some protection to the other components being supplied by this device.

## Feature Description (continued)


The software is now in charge of the response to overcurrent events. In typical analog designs, the power supply response to overcurrent is hardwired in the silicon. With this method, the user can configure the response differently for different applications. For example, the software can be configured to latch-off the power supply in response the first overcurrent event, or to allow a fixed number of current-limit events, so that the supply is capable of starting up into a capacitive load. The user can also configure the supply to enter into *hiccup* mode immediately or after a certain number of current-limit events. As described later in this data sheet, the current limit threshold can be varied in time to create unique current limit profiles. For example, the current limit set point can be set high for a predefined number of cycles to blow a manual fuse, and can be reduced down to protect the system in the event of a faulty fuse.




**Figure 27. Timing and Circuit Operation Diagram**

## 7.3.2 Current Sensing and Protection


### a) GPIO outputs




### b) PWM output



### c) Resistor divider



### d) Internal set point



**Figure 28. ILIM Settings**

### 7.3.3 Handshaking

The UCD8220-Q1 device has a built-in handshaking feature to facilitate efficient start-up of the digitally managed power supply. At start-up the CLF flag is held high until all the internal and external supply voltages of the UCD8220-Q1 device is within its operating range. When the supply voltages are within acceptable limits, the CLF flag goes low and the device processes the CLK signals. The digital controller should monitor the CLF flag at start-up and wait for the CLF flag to go low before sending CLK pulses to the UCD8220-Q1 device.

### 7.3.4 Driver Output

The high-current output stage of the UCD8220-Q1 device is capable of supplying  $\pm 4$ -A peak current pulses and swings to both the PVDD and PGND pins.

The drive output uses the TI's TrueDrive output-circuit architecture, which delivers rated current into the gate of a MOSFET when it is most needed, during the Miller plateau region of the switching transition providing efficiency gains.

The TrueDrive integrated circuit consists of pullup and pulldown circuits with bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. This hybrid output stage also allows efficient current sourcing at low supply voltages.

### 7.3.5 Source and Sink Capabilities During Miller Plateau

Large power MOSFETs present a large load to the control circuitry. Proper drive is required for efficient, reliable operation. The UCD8220-Q1 driver has been optimized to provide maximum drive to a power MOSFET during the Miller plateau region of the switching transition. This interval occurs while the drain voltage is swinging between the voltage levels dictated by the power topology, requiring the charging or discharging of the drain-gate capacitance with current supplied or removed by the driver device. See (5) in the [Related Documentation](#) section.

### 7.3.6 Drive Current and Power Requirements

The UCD8220-Q1 device contains drivers that can deliver high current into a MOSFET gate for a period of several hundred nanoseconds. High-peak current is required to turn on a MOSFET. To turn off a MOSFET, the driver is required to sink a similar amount of current to ground. This cycle repeats at the operating frequency of the power device.

For additional information on the current required to drive a power MOSFET and other capacitive-input switching devices, see (5) in the [Related Documentation](#) section.

When a driver device is tested with a discrete, capacitive load, calculating the power that is required from the bias supply is fairly simple. Use [Equation 1](#) to calculate the energy that must be transferred from the bias supply to charge the capacitor.

$$E = \frac{1}{2} \times CV^2$$

where

- C is the load capacitor
  - V is the bias voltage feeding the driver
- (1)

An equal amount of energy is transferred to ground when the capacitor is discharged. This transfer of energy results in a power loss which is calculated with [Equation 2](#).

$$P = CV^2 \times f$$

where

- f is the switching frequency
- (2)

This power is dissipated in the resistive elements of the circuit. Thus, with no external resistor between the driver and gate, this power is dissipated inside the driver. Half of the total power is dissipated when the capacitor is charged, and the other half is dissipated when the capacitor is discharged.



Use Equation 3 to calculate the power loss with the following values:  $V_{DD} = 12\text{ V}$ ,  $C_{LOAD} = 2.2\text{ nF}$ , and  $f = 300\text{ kHz}$ .


$$P = 2.2\text{ nF} \times 12^2 \times 300\text{ kHz} = 0.095\text{ W} \quad (3)$$

Use Equation 4 to calculate the current with a 12-V supply.

$$I = \frac{P}{V} = \frac{0.095\text{ W}}{12\text{ V}} = 7.9\text{ mA} \quad (4)$$

### 7.3.7 Clearing the Current-Limit Flag (CLF)

In the UCD8220-Q1 design, the CLF signal is cleared by the comparator (compares the voltage between the CS and ILIM pins) output. However, the comparator output is enabled by the OUTx pin. Therefore, the CLF signal does not clear (go low) unless one or both OUTx pins are on, which enables the comparator output. Pulling the CTRL pin high turns the OUTx pin on which is why the CLF flag only clears when CTRL is high (greater than 0.45 to 0.6 V). Therefore, anything that turns on the OUTs pins enables the comparator, and if  $V_{CS}$  is less than  $V_{ILIM}$ , the comparator output clears the CLF signal. The CLF signal goes low during the next rising edge on the CLK pin after these conditions are met.



**Figure 29. Logic Circuit for CLF**

## 7.4 Device Functional Modes

The device has no additional functional modes.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The UCD8220-Q1 device can be configured for either peak current mode or voltage mode control. The device can be used to implement a variety of applications such as push-pull, half-bridge, or full-bridge converter.

### 8.2 Typical Application

Using the UCD8220-Q1 device in an application, a high degree of digital control can be achieved because the device integrates the PWM, logic, error amplifier, current limit, and drivers. In addition, the on-chip regulator provides power to the microcontroller. An example application is using the device in half-bridge power topology.



**Figure 30. UCD8220-Q1 Typical Simplified Half-Bridge Converter Application Schematic**

#### 8.2.1 Design Requirements


When designing a half-bridge system, the key requirement is determining which functions should remain in the digital domain rather than the analog domain. The design shown in [Figure 30](#) allows for a high degree of control over various blocks such as PWM, logic, error amplifier, current limit, and drivers. The UCD8220-Q1 closes the control loop for the power supply and provides the loop compensation. During operation, the UCD8220-Q1 monitors current and terminates the switching cycle safely if the value exceeds the current limit. By performing this task in the UCD8220-Q1, the device assists in real-time and full-time safety. The UCD8220-Q1 device provides notification of overcurrent events to the microcontroller. The notification of overcurrent events to the microcontroller allows the microcontroller to have a more complex response strategy. The firmware can, for example, direct the system to tolerate a finite number of current events, go to soft-stop, or shut down.

## Typical Application (continued)

### 8.2.2 Detailed Design Procedure

Current limit is set through a simple resistor divider at the ISET pin. In the case of an overcurrent limit, the UCD8220-Q1 device sets the current flag (CF) pin high and the device is turned off by the host controller if the current limit exceeds a certain number of cycles. Depending upon the control method, the ISET resistor can be selected as previously mentioned.

### 8.2.2.1 Selecting the ISET Resistor for Voltage Mode Control



**Figure 31. UCD8220-Q1 Configured in Voltage Mode Control With an Internal Timing Capacitor**


When the ISET resistor is configured as shown in [Figure 31](#) with the ISET resistor connected between the ISET pin and the 3V3 pin, the device is set up for voltage mode control. For purposes of voltage loop compensation the, voltage ramp is 1.4 V from the valley to the peak. Use [Equation 5](#) to calculate the proper resistance for a desired clock frequency.

$$R_{ISET} = \frac{(3.3 - 1.85) \times 10^{12}}{11 \times 1.4 \times f_{clk} \times 9.4} \Omega$$

where

- fclk = desired clock frequency in Hz

(5)




**Figure 32. ISET Resistance Versus Clock Frequency**

## Typical Application (continued)

Figure 32 shows the nominal value of resistance to use for a desired clock frequency. For example, a clock frequency of 1000 kHz will require 10 kΩ of the ISET resistor. The UCD8220-Q1 device has two outputs controlled by push-pull logic and therefore the output ripple frequency is equal to the clock frequency and each output switches at half the clock frequency.

### 8.2.2.2 Selecting the ISET Resistor for Voltage Mode Control with Voltage Feed Forward



**Figure 33. UCD8220-Q1 Configured in Voltage Mode Control with Voltage Feed Forward**

When the ISET resistor is configured as shown in Figure 33 with the ISET resistor connected between the ISET pin and the input voltage, VIN, the device is configured for voltage mode control with voltage feed forward. For the purposes of voltage loop compensation, the voltage ramp is 1.4 V × VIN / VIN\_max from the valley to the peak. Use Equation 6 to calculate the proper resistance for a desired clock frequency and input voltage range.

$$R_{ISET} = \frac{(V_{in\_max} - 1.85) \times 10^{12}}{11 \times 1.4 \times f_{clk} \times 9.4} \Omega$$

where

- fclk = Desired Clock Frequency in Hz (6)

For a general discussion of the benefits of voltage mode control with voltage feed forward, see (5) in the [Related Documentation](#) section.

## Typical Application (continued)

### 8.2.2.3 Selecting the ISET Resistor for Peak Current Mode Control with Internal Slope Compensation




Figure 34. UCD8220-Q1 Configured in Peak Current Control with Internal Slope Compensation

When the ISET resistor is configured as shown in Figure 34 with the ISET resistor connected between the ISET pin and the AGND pin, the device is configured for peak current-mode control with internal slope compensation. The voltage at the ISET pin is 1.85 V so the internal slope compensation current,  $I_{SC}$ , being fed into the internal slope compensation capacitor is equal to  $1.85 / (11 \times R_{ISET})$ . Use Equation 7 to calculate the voltage slope at the PWM comparator input which is generated by this current.

$$\text{SLOPE} = \frac{1.85 \times 10^6}{11 \times R_{ISET} \times 12} \text{ V}/\mu\text{s} \quad (7)$$





Figure 35. Slope vs  $R_{ISET}$  Resistance


## Typical Application (continued)

The amount of slope compensation required depends on the design of the power stage and the output specifications. A general rule is to add an up-slope equal to the down slope of the output inductor. Refer to (1) and (8) in the [Related Documentation](#) section for a more detailed discussion regarding slope compensation in peak current mode controlled power stages.


### 8.2.3 Application Curves



CLK = CTRL = 3V3


**Figure 36. Start-Up Behavior at  $V_{DD} = 12\text{ V}$** 


CLK = CTRL = 3V3

**Figure 37. Shut-Down Behavior at  $V_{DD} = 12\text{ V}$** 


CLK = AGND

CTRL = 3V3

**Figure 38. Start-Up Behavior at  $V_{DD} = 12\text{ V}$** 


CLK = AGND

CTRL = 3V3

**Figure 39. Shut-Down Behavior at  $V_{DD} = 12\text{ V}$** 

## 9 Power Supply Recommendations

The UCD8220-Q1 device operates from an input supply voltage range from 4.5 V to 15.5 V. Ensure that the power supply rail is clean and uses high quality ceramic decoupling capacitors.

## 10 Layout

### 10.1 Layout Guidelines

In a MOSFET driver operating at high frequency, minimizing stray inductance to minimize overshoot, undershoot, and ringing is critical. The low output impedance of the drivers produces waveforms with high di/dt which tends to induce ringing in the parasitic inductances. Connecting the driver device close to the MOSFETs is advantageous. To reduce ringing, minimize the trace inductance from OUT 1 and OUT 2 to the MOSFET input. Connecting the PGND and AGND pins to the PowerPAD integrated circuit package with a thin trace is recommended. Ensuring that the voltage potential between these two pins does not exceed 0.3 V is critical. The use of schottky diodes on the outputs to the PGND and PVDD pins is recommended when driving gate transformers. See (3) in the [Related Documentation](#) section for a description of proper pad layout for the PowerPAD integrated circuit package.

### 10.2 Layout Example

- Minimize these traces
- Ground trace




Figure 40. UCD8220-Q1 Layout Example

## 10.3 Thermal Considerations

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a power driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCD8220-Q1 device is available in the PowerPAD integrated circuit package, HTSSOP, to cover a range of application requirements. The package has an exposed pad to enhance thermal conductivity from the semiconductor junction.

As shown in (4) in the [Related Documentation](#) section, the PowerPAD integrated circuit packages offer a leadframe die pad that is exposed at the base of the package. This pad is soldered to the copper on the PC board (PCB) directly underneath the device package, reducing the  $R_{\theta JA}$  down to 37.47°C/W. The PC board must be designed with thermal lands and thermal vias to complete the heat removal subsystem, as discussed in (3) in the [Related Documentation](#) section.

Note that the PowerPAD integrated circuit package is not directly connected to any leads of the package. However, the PowerPAD is electrically and thermally connected to the substrate which is the ground of the device. The PowerPAD integrated circuit package should be connected to the quiet ground of the circuit.

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- (1) *Modeling, Analysis and Compensation of the Current-Mode Converter*, [SLUA101](#)
- (2) MSP430F1232, MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER, [SLAS361](#)
- (3) *PowerPAD Made Easy*, [SLMA004](#)
- (4) *PowerPAD Thermally Enhanced Package*, [SLMA002](#)
- (5) *Power Supply Seminar SEM-300 Topic 2, Closing the Feedback Loop*, [SLUP068](#)
- (6) *Power Supply Seminar SEM-1400 Topic 2: Design And Application Guide For High Speed MOSFET Gate Drive Circuits*, [SLUP133](#)
- (7) *Power Supply Seminar SEM-1600 Topic 6: A Practical Introduction to Digital Power Supply Control*, [SLUP224](#)
- (8) *Practical Considerations in Current Mode Power Supplies*, [SLUA110](#)

### 11.2 Trademarks

TMS320, TrueDrive, PowerPAD are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCD8220QPWPRQ1	Active	Production	HTSSOP (PWP)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UC8220Q
UCD8220QPWPRQ1.A	Active	Production	HTSSOP (PWP)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UC8220Q

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF UCD8220-Q1 :

- Catalog : [UCD8220](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCD8220QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCD8220QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4214868/A 02/2017

## NOTES:



PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present.

**PWP0016A**

## PowerPAD™ HTSSOP - 1.2 mm max height

## PLASTIC SMALL OUTLINE



4214868/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

PWP0016A

PowerPAD™ HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



**SOLDER PASTE EXAMPLE**  
EXPOSED PAD  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.69 X 3.69
0.125	3.3 X 3.3 (SHOWN)
0.15	3.01 X 3.01
0.175	2.79 X 2.79

4214868/A 02/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025