## FEATURES

- **LOW NOISE PREAMP:**
  - Low Input Noise: 1.25nV/√Hz
  - Active Termination Noise Reduction
  - Switchable Termination Value
  - 80MHz Bandwidth
  - 5dB to 25dB Gain Range
  - Differential Input/Output

- **LOW NOISE VARIABLE GAIN AMPLIFIER:**
  - Low Noise VCA: 3.3nV/√Hz, Differential
  - Programming Optimizes Noise Figure
  - 24dB to 45dB Gain
  - 40MHz Bandwidth
  - Differential Input/Output

- **LOW CROSSTALK:** 52dB at Max Gain, 5MHz

- **HIGH-SPEED VARIABLE GAIN ADJUST**

- **SWITCHABLE EXTERNAL PROCESSING**

## DESCRIPTION

The VCA2612 is a highly integrated, dual receive channel, signal processing subsystem. Each channel of the product consists of a low noise preamplifier (LNP) and a Variable Gain Amplifier (VGA). The LNP circuit provides the necessary connections to implement Active Termination (AT), a method of cable termination which results in up to 4.6dB noise figure improvement. Different cable termination characteristics can be accommodated by utilizing the VCA2612’s switchable LNA feedback pins. The LNP has the ability to accept both differential and single-ended inputs, and generates a differential output signal. The LNP provides strappable gains of 5dB, 17dB, 22dB, and 25dB.

The output of the LNP can be accessed externally for further signal processing, or fed directly into the VGA. The VCA2612’s VGA section consists of two parts: the Voltage Controlled Attenuator (VCA) and the Programmable Gain Amplifier (PGA). The gain and gain range of the PGA can be digitally programmed. The combination of these two programmable elements results in a variable gain ranging from 0dB up to a maximum gain as defined by the user through external connections. The output of the VGA can be used in either a single-ended or differential mode to drive high-performance Analog-to-Digital (A/D) converters.

The VCA2612 also features low crosstalk and outstanding distortion performance. The combination of low noise and gain range programmability make the VCA2612 a versatile building block in a number of applications where noise performance is critical. The VCA2612 is available in a TQFP-48 package.

---

**APPLICATIONS**

- **ULTRASOUND SYSTEMS**
- **WIRELESS RECEIVERS**
- **TEST EQUIPMENT**

---

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.
ABSOLUTE MAXIMUM RATINGS (1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply (VCC)</td>
<td>+6V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog Input</td>
<td>−0.3V to (+VCC + 0.3V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic Input</td>
<td>−0.3V to (+VCC + 0.3V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Case Temperature</td>
<td>+100°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>+150°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>−40°C to +150°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION (1)

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE-LEAD</th>
<th>PACKAGE DESIGNATOR</th>
<th>PACKAGE MARKING</th>
<th>ORDERING NUMBER</th>
<th>TRANSPORT MEDIA, QUANTITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCA2612Y</td>
<td>TQFP-48</td>
<td>PFB</td>
<td>VCA2612Y</td>
<td>VCA2612Y/250</td>
<td>Tape and Reel, 250</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VCA2612Y/2K</td>
<td>Tape and Reel, 2000</td>
</tr>
</tbody>
</table>

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

ELECTRICAL CHARACTERISTICS

At TA = +25°C, VDDA = VDR = VDDR = +5V, load resistance = 500 Ω on each output to ground, MGS = 011, LNP = 22dB and fIN = 5MHz, unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>VCA2612Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>PARAMETER</td>
<td>CONDITIONS</td>
<td>MIN</td>
</tr>
<tr>
<td>PREAMPLIFIER</td>
<td></td>
<td>600</td>
</tr>
<tr>
<td>Input Resistance</td>
<td></td>
<td>15</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>CMRR</td>
<td></td>
<td>50</td>
</tr>
<tr>
<td>Maximum Input Voltage</td>
<td>f = 1MHz, VCA_CNTL = 0.2V</td>
<td>1</td>
</tr>
<tr>
<td>Maximum Input Voltage</td>
<td>Preamp Gain = +5dB</td>
<td>112</td>
</tr>
<tr>
<td>Preamp Gain</td>
<td></td>
<td>3.5</td>
</tr>
<tr>
<td>Preamp Gain</td>
<td>Preamp Gain = +25dB</td>
<td>1.25</td>
</tr>
<tr>
<td>Preamp Gain</td>
<td>Independent of Gain</td>
<td>0.35</td>
</tr>
<tr>
<td>Noise Figure, Rs = 75Ω, RIN = 75Ω</td>
<td></td>
<td>6.2</td>
</tr>
<tr>
<td>PGA Gain</td>
<td></td>
<td>80</td>
</tr>
<tr>
<td>Bandwidth</td>
<td></td>
<td>40</td>
</tr>
<tr>
<td>PROGRAMMABLE VARIABLE GAIN AMPLIFIER</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Input Voltage</td>
<td>f = 5MHz, f OUT = f IN</td>
<td>−45</td>
</tr>
<tr>
<td>−3dB Bandwidth</td>
<td></td>
<td>−63</td>
</tr>
<tr>
<td>Slew Rate</td>
<td></td>
<td>−80</td>
</tr>
<tr>
<td>Output Signal Range</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>Output Impedance</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Output Short-Circuit Current</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Third Harmonic Distortion</td>
<td></td>
<td>−40</td>
</tr>
<tr>
<td>Second Harmonic Distortion</td>
<td></td>
<td>−63</td>
</tr>
<tr>
<td>IMD, Two-Tone</td>
<td></td>
<td>−80</td>
</tr>
<tr>
<td>1dB Compression Point</td>
<td></td>
<td>6</td>
</tr>
<tr>
<td>Crosstalk</td>
<td></td>
<td>68</td>
</tr>
<tr>
<td>Group Delay Variation</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>DC Output Level, VCA = 0</td>
<td></td>
<td>2.5</td>
</tr>
<tr>
<td>ACCURACY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain Slope</td>
<td></td>
<td>10.9</td>
</tr>
<tr>
<td>Gain Error</td>
<td>±1(2)</td>
<td>±50</td>
</tr>
<tr>
<td>Total Gain</td>
<td>VCA_CNTL = 0.2V</td>
<td>18</td>
</tr>
<tr>
<td></td>
<td>VCA_CNTL = 3.0V</td>
<td>47</td>
</tr>
<tr>
<td>GAIN CONTROL INTERFACE</td>
<td></td>
<td>0.2</td>
</tr>
<tr>
<td>Input Voltage (VCA_CNTL) Range</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Response Time</td>
<td></td>
<td>0.2</td>
</tr>
<tr>
<td>POWER SUPPLY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>VCA2612Y</td>
<td>−40</td>
</tr>
<tr>
<td>Specified Operating Range</td>
<td></td>
<td>4.75</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td></td>
<td>410</td>
</tr>
<tr>
<td>Thermal Resistance, θJA</td>
<td>VCA2612Y</td>
<td>56.5</td>
</tr>
</tbody>
</table>

NOTE: (1) For preamp driving VGA. (2) Referenced to best fit dB-linear curve.
### PIN CONFIGURATION

<table>
<thead>
<tr>
<th>PIN</th>
<th>DESIGNATOR</th>
<th>DESCRIPTION</th>
<th>PIN</th>
<th>DESIGNATOR</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VDDA</td>
<td>Channel A +Supply (+5V)</td>
<td>25</td>
<td>LNPNB</td>
<td>Channel B LNP Inverting Input</td>
</tr>
<tr>
<td>2</td>
<td>NC</td>
<td>Do Not Connect</td>
<td>26</td>
<td>COMP2B</td>
<td>Channel B Frequency Compensation 2</td>
</tr>
<tr>
<td>3</td>
<td>NC</td>
<td>Do Not Connect</td>
<td>27</td>
<td>COMP1B</td>
<td>Channel B Frequency Compensation 1</td>
</tr>
<tr>
<td>4</td>
<td>VCANA</td>
<td>Channel A VCA Negative Input</td>
<td>28</td>
<td>FBB</td>
<td>Channel B Feedback Output</td>
</tr>
<tr>
<td>5</td>
<td>VCANPA</td>
<td>Channel A VCA Positive Input</td>
<td>29</td>
<td>SWFBA</td>
<td>Channel B Switched Feedback Output</td>
</tr>
<tr>
<td>6</td>
<td>LNPOUTA</td>
<td>Channel A LNP Negative Channel</td>
<td>30</td>
<td>LNPOUTPB</td>
<td>Channel B LNP Positive Output</td>
</tr>
<tr>
<td>7</td>
<td>LNPOUTPA</td>
<td>Channel A LNP Positive Output</td>
<td>31</td>
<td>LNPOUTNB</td>
<td>Channel B LNP Negative Output</td>
</tr>
<tr>
<td>8</td>
<td>SWFBA</td>
<td>Channel A Switched Feedback Output</td>
<td>32</td>
<td>VCAPB</td>
<td>Channel B VCA Positive Input</td>
</tr>
<tr>
<td>9</td>
<td>FBA</td>
<td>Channel A Feedback Output</td>
<td>33</td>
<td>VCAPB</td>
<td>Channel B VCA Negative Input</td>
</tr>
<tr>
<td>10</td>
<td>COMPA1</td>
<td>Channel A Frequency Compensation 1</td>
<td>34</td>
<td>NC</td>
<td>Do Not Connect</td>
</tr>
<tr>
<td>11</td>
<td>COMPA2</td>
<td>Channel A Frequency Compensation 2</td>
<td>35</td>
<td>NC</td>
<td>Do Not Connect</td>
</tr>
<tr>
<td>12</td>
<td>LNPIN</td>
<td>Channel A LNP Inverting Input</td>
<td>36</td>
<td>VDDA</td>
<td>Channel B +Analog Supply (+5V)</td>
</tr>
<tr>
<td>13</td>
<td>LNPINSA</td>
<td>Channel A LNP Gain Strap 3</td>
<td>37</td>
<td>GND</td>
<td>Channel B Analog Ground</td>
</tr>
<tr>
<td>14</td>
<td>LNPINSA</td>
<td>Channel A LNP Gain Strap 2</td>
<td>38</td>
<td>VCANOUTB</td>
<td>Channel B VCA Negative Output</td>
</tr>
<tr>
<td>15</td>
<td>LNPINSA</td>
<td>Channel A LNP Gain Strap 1</td>
<td>39</td>
<td>VCAPOUTB</td>
<td>Channel B VCA Positive Output</td>
</tr>
<tr>
<td>16</td>
<td>LNPINPA</td>
<td>Channel A LNP Noninverting Input</td>
<td>40</td>
<td>MGS3</td>
<td>Maximum Gain Select 3 (LSB)</td>
</tr>
<tr>
<td>17</td>
<td>VREF</td>
<td>+Supply for Internal Reference (+5V)</td>
<td>41</td>
<td>MGS2</td>
<td>Maximum Gain Select 2</td>
</tr>
<tr>
<td>18</td>
<td>VSS</td>
<td>0.01µF Bypass to Ground</td>
<td>42</td>
<td>MGS1</td>
<td>Maximum Gain Select 1 (MSB)</td>
</tr>
<tr>
<td>19</td>
<td>VCM</td>
<td>0.01µF Bypass to Ground</td>
<td>43</td>
<td>VCAPOUTL</td>
<td>VCA Control Voltage</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>Ground for Internal Reference</td>
<td>44</td>
<td>VCAPINSEL</td>
<td>VCA Input Select, HI = External</td>
</tr>
<tr>
<td>21</td>
<td>LNPNPB</td>
<td>Channel B LNP Noninverting Input</td>
<td>45</td>
<td>FBSWOUTL</td>
<td>Feedback Switch Control: HI = ON</td>
</tr>
<tr>
<td>22</td>
<td>LNPSIB</td>
<td>Channel B LNP Gain Strap 1</td>
<td>46</td>
<td>VCAPOUTPA</td>
<td>Channel A VCA Positive Output</td>
</tr>
<tr>
<td>23</td>
<td>LNPSIB</td>
<td>Channel B LNP Gain Strap 2</td>
<td>47</td>
<td>VCAPOUTNA</td>
<td>Channel A VCA Negative Output</td>
</tr>
<tr>
<td>24</td>
<td>LNPSIB</td>
<td>Channel B LNP Gain Strap 3</td>
<td>48</td>
<td>GND</td>
<td>Channel A Analog Ground</td>
</tr>
</tbody>
</table>
TYPICAL CHARACTERISTICS

At $T_A = +25^\circ C$, $V_{DDA} = V_{DDB} = V_{DDR} = +5V$, load resistance = 500$\Omega$ on each output to ground, MGS = 011, LNP = 22$\text{dB}$ and $f_{IN} = 5\text{MHz}$, unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted. This results in a 6$\text{dB}$ reduction in signal amplitude compared to differential operation.
TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ C$, $V_{DDA} = V_{VDD} = +5V$, load resistance = $500\Omega$ on each output to ground, $MGS = 011$, LNP = 22dB and $f_{IN} = 5MHz$, unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted. This results in a 6dB reduction in signal amplitude compared to differential operation.
TYPICAL CHARACTERISTICS (Cont.)

At $T_a = +25^\circ$C, $V_{DDA} = V_{DDB} = V_{DDR} = +5V$, load resistance = 500Ω on each output to ground, MGS = 011, LNP = 22dB and $f_n = 5$MHz, unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted. This results in a 6dB reduction in signal amplitude compared to differential operation.

1. **INPUT REFERRED NOISE vs VCA\textsubscript{CNTL}**
   - $R_s = 50\Omega$
   - MGS = 111
   - MGS = 011

2. **INPUT REFERRED NOISE vs $R_s$**
   - Noise (nV$/\sqrt{Hz}$)

3. **NOISE FIGURE vs $R_s$**
   - (VCA\textsubscript{CNTL} = 3.0V)
   - Noise Figure (dB)

4. **NOISE FIGURE vs VCA\textsubscript{CNTL}**
   - $R_s$ (Ω)

5. **LNP vs FREQUENCY**
   - (Differential, 2V\textsubscript{pp})
   - Harmonic Distortion (dBc)

6. **LNP vs FREQUENCY**
   - (Single-Ended, 1V\textsubscript{pp})
   - Harmonic Distortion (dBc)
At $T_a = +25^\circ C$, $V_{DDA} = V_{DDB} = V_{DDR} = +5V$, load resistance = 500Ω on each output to ground, MGS = 011, LNP = 22dB and $f_n = 5MHz$, unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted. This results in a 6dB reduction in signal amplitude compared to differential operation.

HARMONIC DISTORTION vs FREQUENCY
(Differential, $2V_{pp}$, MGS = 000)

HARMONIC DISTORTION vs FREQUENCY
(Differential, $2V_{pp}$, MGS = 011)

HARMONIC DISTORTION vs FREQUENCY
(Differential, $2V_{pp}$, MGS = 111)

HARMONIC DISTORTION vs FREQUENCY
(Single-Ended, $1V_{pp}$, MGS = 000)

HARMONIC DISTORTION vs FREQUENCY
(Single-Ended, $1V_{pp}$, MGS = 011)

HARMONIC DISTORTION vs FREQUENCY
(Single-Ended, $1V_{pp}$, MGS = 111)
TYPICAL CHARACTERISTICS (Cont.)

At \( T_A = +25\, ^\circ\text{C}, \ V_{\text{DDA}} = V_{\text{DDB}} = V_{\text{DDR}} = +5\, \text{V}, \) load resistance = \( 500\, \Omega \) on each output to ground, MGS = 011, LNP = 22dB and \( f_i = 5\, \text{MHz}, \) unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted. This results in a 6dB reduction in signal amplitude compared to differential operation.

### Harmonic Distortion vs VCA_CNTL

- **Differential, 2V_{pp}**
  - MGS = 000, H2
  - MGS = 011, H2
  - MGS = 111, H2
  - MGS = 011, H3
  - MGS = 000, H3

- **Single-Ended, 1V_{pp}**
  - MGS = 000, H2
  - MGS = 011, H2
  - MGS = 111, H2
  - MGS = 011, H3
  - MGS = 000, H3

### Intermodulation Distortion

- **Differential, 2V_{pp}, f = 10MHz**
  - Frequency (MHz): 9.98, 9.96, 10, 10.2, 10.4

- **Single-Ended, 1V_{pp}, f = 10MHz**
  - Frequency (MHz): 9.98, 9.96, 10, 10.2, 10.4

### 1dB Compression vs VCA_CNTL


### 3rd-ORDER INTERCEPT vs VCA_CNTL

TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ C$, $V_{DDA} = V_{DOB} = V_{DDR} = +5V$, load resistance = 500$\Omega$ on each output to ground, MGS = 011, LNP = 22dB and $f_{IN} = 5MHz$, unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted. This results in a 6dB reduction in signal amplitude compared to differential operation.

- **Pulse Response (Bursts)**
  - (Differential, VCA\textsubscript{CNTL} = 3.0V, MGS = 111)
  - Output: 500mV/div
  - Input: 1mV/div
  - 200ns/div

- **Overload Recovery**
  - (Differential, VCA\textsubscript{CNTL} = 3.0V, MGS = 111)
  - Output: 1V/div
  - Input: 1mV/div
  - 200ns/div

- **Gain Response**
  - (Differential, VCA\textsubscript{CNTL} pulsed, MGS = 111)
  - Output: 500mV/div
  - Input: 2V/div
  - 100ns/div

- **Cross Talk vs Frequency**
  - (Single-Ended, 1Vp-p, MGS = 011)
  - Frequency (MHz): 1, 10, 100
  - Cross Talk (dB): -90 to 0

- **CMRR vs Frequency**
  - (VCA only)
  - Frequency (MHz): 0.1, 1, 10, 100
  - CMRR (dB): -90 to 0

- **CMRR vs Frequency**
  - (LNP only)
  - Frequency (MHz): 0.1, 1, 10, 100
  - CMRR (dB): -80 to 0

VCA2612

Texas Instruments
www.ti.com
TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25°C$, $V_{DDA} = V_{DDB} = V_{DDR} = +5V$, load resistance = 500Ω on each output to ground, MGS = 011, LNP = 22dB and $f_{IN} = 5MHz$, unless otherwise noted. The input to the preamp (LNP) is single-ended, and the output from the VCA is single-ended unless otherwise noted. This results in a 6dB reduction in signal amplitude compared to differential operation.
THEORY OF OPERATION

The VCA2612 is a dual-channel system consisting of three primary blocks: a Low Noise Preamplifier (LNP), a Voltage Controlled Attenuator (VCA), and a Programmable Gain Amplifier (PGA). For greater system flexibility, an onboard multiplexer is provided for the VCA inputs, selecting either the LNP outputs or external signal inputs. Figure 1 shows a simplified block diagram of the dual-channel system.

LNP—OVERVIEW

The LNP input may be connected to provide active-feedback signal termination, achieving lower system noise performance than conventional passive shunt termination. Even lower noise performance is obtained if signal termination is not required. The unterminated LNP input impedance is 600kΩ. The LNP can process fully differential or single-ended signals in each channel. Differential signal processing results in significantly reduced 2nd-harmonic distortion and improved rejection of common-mode and power supply noise. The first gain stage of the LNP is AC-coupled into its output buffer with a 44µs time constant (3.6kHz high-pass characteristic). The buffered LNP outputs are designed to drive the succeeding VCA directly or, if desired, external loads as low as 135Ω with minimal impact on signal distortion. The LNP employs very low impedance local feedback to achieve stable gain with the lowest possible noise and distortion. Four pin-programmable gain settings are available: 5dB, 17dB, 22dB, and 25dB. Additional intermediate gains can be programmed by adding trim resistors between the Gain Strap programming pins.

The common-mode DC level at the LNP output is nominally 2.5V, matching the input common-mode requirement of the VCA for simple direct coupling. When external signals are fed to the VCA, they should also be set up with a 2.5VDC common-mode level. Figure 2 shows a circuit that demonstrates the recommended coupling method using an external op amp. The \( V_{CM} \) node shown in the drawing is the \( V_{CM} \) output (pin 19). Typical R and C values are shown, yielding a high-pass time constant similar to that of the LNP. If a different common-mode referencing method is used, it is important that the common-mode level be within 10mV of the \( V_{CM} \) output for proper operation.

VCA—OVERVIEW

The magnitude of the differential VCA input signal (from the LNP or an external source) is reduced by a programmable attenuation factor, set by the analog VCA Control Voltage (VCA\textsubscript{CNTL}) at pin 43. The maximum attenuation factor is further programmable by using the three MGS bits (pins 40-42). Figure 3 illustrates this dual-adjustable characteristic. Internally, the signal is attenuated by having the analog \( V_{CA\textsubscript{CNTL}} \) vary the channel resistance of a set of shunt-connected FET transistors. The MGS bits effectively adjust the overall size of the shunt FET by switching parallel components in or out under logic control. At any given maximum gain setting, the analog variable gain characteristic is linear in dB as a function of the control voltage, and is created as a piecewise approximation of an ideal dB-linear transfer function. The VCA gain control circuitry is common to both channels of the VCA2612.
The VCA2612 includes a built-in reference, common to both channels, to supply a regulated voltage for critical areas of the circuit. This reduces the susceptibility to power supply variation, ripple, and noise. In addition, separate power supply and ground connections are provided for each channel and for the reference circuitry, further reducing interchannel cross-talk.

Further details regarding the design, operation and use of each circuit block are provided in the following sections.

LOW NOISE PREAMPLIFIER (LNP)—DETAIL

The LNP is designed to achieve a low noise figure, especially when employing active termination. Figure 4 is a simplified schematic of the LNP, illustrating the differential input and output capability. The input stage employs low resistance local feedback to achieve stable low noise, low distortion performance with very high input impedance. Normally, low noise circuits exhibit high power consumption due to the large bias currents required in both input and output stages. The LNP uses a patented technique that combines the input and output stages such that they share the same bias current. Transistors Q4 and Q5 amplify the signal at the gate-source input of Q4, the +IN side of the LNP. The signal is further amplified by the Q1 and Q2 stage, and then by the final Q3 and RL gain stage, which uses the same bias current as the input devices Q4 and Q5. Devices Q6 through Q10 play the same role for signals on the –IN side.

The differential gain of the LNP is given in Equation (1):

\[
\text{Gain} = 2 \left( \frac{R_L}{R_S} \right)
\]  

(1)
where $R_L$ is the load resistor in the drains of Q3 and Q8, and $R_S$ is the resistor connected between the sources of the input transistors Q4 and Q7. The connections for various $R_S$ combinations are brought out to device pins LNPGS1, LNPGS2, and LNPGS3 (pins 13-15 for channel A, 22-24 for channel B). These Gain Strap pins allow the user to establish one of four fixed LNP gain options as shown in Table I.

$$R_{EXT} = 2R_S R_L + 2R_{FIX} R_S - \text{Gain} \cdot R_S R_{FIX} \over \text{Gain} \cdot R_S - 2R_L$$

where $R_{EXT}$ is the externally selected resistor value needed to achieve the desired gain setting, $R_S$ is the fixed parallel resistor in Figure 4, and $R_{FIX}$ is the effective fixed value of the remaining internal resistors: $R_{S2}$, $R_{S3}$, or ($R_{S2} || R_{S3}$) depending on the pin connections.

Note that the best process and temperature stability will be achieved by using the pre-programmed fixed gain options of Table I, since the gain is then set entirely by internal resistor ratios, which are typically accurate to ±0.5%, and track quite well over process and temperature. When combining external resistors with the internal values to create an effective $R_S$ value, note that the internal resistors have a typical temperature coefficient of +700ppm/°C and an absolute value tolerance of approximately ±5%, yielding somewhat less predictable and stable gain settings. With or without external resistors, the board layout should use short Gain Strap connections to minimize parasitic resistance and inductance effects.

The overall noise performance of the VCA2612 will vary as a function of gain. Table II shows the typical input- and output-referred noise densities of the entire VCA2612 for maximum VCA and PGA gain; i.e., VCA_{CNTL} set to 3.0V and all MGS bits set to 1. Note that the input-referred noise values include the contribution of a 50Ω fixed source impedance, and are therefore somewhat larger than the intrinsic input noise. As the LNP gain is reduced, the noise contribution from the VCA/PGA portion becomes more significant, resulting in higher input-referred noise. However, the output-referred noise, which is indicative of the overall SNR at that gain setting, is reduced.

To preserve the low noise performance of the LNP, the user should take care to minimize resistance in the input lead. A parasitic resistance of only 10Ω will contribute 0.4nV/√Hz.

<table>
<thead>
<tr>
<th>LNP PIN STRAPPING</th>
<th>LNP GAIN (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LNPGS1, LNPGS2, LNPGS3 Connected Together</td>
<td>25</td>
</tr>
<tr>
<td>LNPGS1, Connected to LNPGS3</td>
<td>22</td>
</tr>
<tr>
<td>LNPGS1, Connected to LNPGS2</td>
<td>17</td>
</tr>
<tr>
<td>All Pins Open</td>
<td>5</td>
</tr>
</tbody>
</table>

**TABLE I. Pin Strappings of the LNP for Various Gains.**

It is also possible to create other gain settings by connecting an external resistor between LNPGS1 on one side, and LNPGS2 and/or LNPGS3 on the other. In that case, the internal resistor values shown in Figure 4 should be combined with the external resistor to calculate the effective value of $R_S$ for use in Equation (1). The resulting expression for external resistor value is given in Equation (2).

$$R_{EXT} = \frac{2R_S R_L + 2R_{FIX} R_S - \text{Gain} \cdot R_S R_{FIX}}{\text{Gain} \cdot R_S - 2R_L}$$

The LNP is capable of generating a 2V_{pp} differential signal. The maximum signal at the LNP input is therefore 2V_{pp} divided by the LNP gain. An input signal greater than this would exceed the linear range of the LNP, an especially important consideration at low LNP gain settings.

**ACTIVE FEEDBACK WITH THE LNP**

One of the key features of the LNP architecture is the ability to employ active-feedback termination to achieve superior noise performance. Active feedback termination achieves a lower noise figure than conventional shunt termination, essentially because no signal current is wasted in the termination resistor itself. Another way to understand this is as follows: Consider first that the input source, at the far end of the signal cable has a cable-matching source resistance of $R_S$. Using conventional shunt termination at the LNP input, a second terminating resistor of value $R_S$ is connected to ground. Therefore, the signal loss is 6dB due to the voltage divider action of the series and shunt $R_S$ resistors. The effective source resistance has been reduced by the same factor of 2, but the noise contribution has been reduced by only the $\sqrt{2}$, only a 3dB reduction. Therefore, the net theoretical SNR degradation is 3dB, assuming a noise-free amplifier input. (In practice, the amplifier noise contribution will degrade both the unterminated and the terminated noise figures, somewhat reducing the distinction between them.)

See Figure 5 for an amplifier using active feedback. This diagram appears very similar to a traditional inverting amplifier. However, the analysis is somewhat different because the gain $A$ in this case is not a very large open-loop op amp gain; rather, it is the relatively low and controlled gain of the LNP itself. Thus, the impedance at the inverting amplifier terminal will be reduced by a finite amount, as given in the familiar relationship of Equation (3):

$$R_{IN} = \frac{R_F}{(1 + A)}$$

where $R_F$ is the feedback resistor (supplied externally between the LNPG_{IN} and FB terminals for each channel), A is the user-selected gain of the LNP, and $R_{IN}$ is the resulting amplifier input impedance with active feedback. In this case, unlike the conventional termination above, both the signal voltage and the $R_S$ noise are attenuated by the same factor.
of two (6dB) before being re-amplified by the A gain setting. This avoids the extra 3dB degradation due to the square-root effect described above, the key advantage of the active termination technique.

As mentioned above, the previous explanation ignored the input noise contribution of the LNP itself. Also, the noise contribution of the feedback resistor must be included for a completely correct analysis. The curves given in Figures 6 and 7 allow the VCA2612 user to compare the achievable noise figure for active and conventional termination methods. The left-most set of data points in each graph give the results for typical 50Ω cable termination, showing the worst noise figure but also the greatest advantage of the active feedback method.

A switch, controlled by the FBSW_CNTL signal on pin 45, enables the user to reduce the feedback resistance by adding an additional parallel component, connected between the LNP_INP and SWFB terminals. The two different values of feedback resistance will result in two different values of active-feedback input resistance. Thus, the active-feedback impedance can be optimized at two different LNP gain settings. The switch is connected at the buffered output of the LNP and has an ON resistance of approximately 1Ω.

When employing active feedback, the user should be careful to avoid low-frequency instability or overload problems. Figure 8 illustrates the various low-frequency time constants. Referring again to the input resistance calculation of Equation (3), and considering that the gain term A falls off below 3.6kHz, it is evident that the effective LNP input impedance will rise below 3.6kHz, with a DC limit of approximately RF. To avoid interaction with the feedback pole/zero at low frequencies, and to avoid the higher signal levels resulting from the rising impedance characteristic, it is recommended that the external RC time constant be set to about 5µs.
Achieving the best active feedback architecture is difficult with conventional op amp circuit structures. The overall gain A must be negative in order to close the feedback loop, the input impedance must be high to maintain low current noise and good gain accuracy, but the gain ratio must be set with very low value resistors to maintain good voltage noise. Using a two-amplifier configuration (noninverting for high impedance plus inverting for negative feedback reasons) results in excessive phase lag and stability problems when the loop is closed. The VCA2612 uses a patented architecture that achieves these requirements, with the additional benefits of low power dissipation and differential signal handling at both input and output.

For greatest flexibility and lowest noise, the user may wish to shape the frequency response of the LNP. The COMP1 and COMP2 pins for each channel (pins 10 and 11 for channel A, pins 26 and 27 for channel B) correspond to the drains of Q3 and Q8 in Figure 4. A capacitor placed between these pins will create a single-pole low-pass response, in which the effective R of the RC time constant is approximately 186Ω.

COMPENSATION WHEN USING ACTIVE FEEDBACK

The typical open-loop gain versus frequency characteristic for the LNP is shown in Figure 9. The −3dB bandwidth is approximately 180MHz and the phase response is such that when feedback is applied the LNP will exhibit a peaked response or might even oscillate. One method for compensating for this undesirable behavior is to place a compensation capacitor at the input to the LNP, as shown in Figure 10. This method is effective when the desired −3dB bandwidth is much less than the open-loop bandwidth of the LNP. This compensation technique also allows the total compensation capacitor to include any stray or cable capacitance that is associated with the input connection. Equation 4 relates the bandwidth to the various impedances that are connected to the LNP.

\[
BW = \frac{(A + 1)R_i + R_F}{2pC(R_i)(R_F)}
\]

LNP OUTPUT BUFFER

The differential LNP output is buffered by wideband class AB voltage followers which are designed to drive low impedance loads. This is necessary to maintain LNP gain accuracy, since the VCA input exhibits gain-dependent input impedance. The buffers are also useful when the LNP output is brought out to drive external filters or other signal processing circuitry. Good distortion performance is maintained with buffer loads as low as 135Ω. As mentioned previously, the buffer inputs are AC-coupled to the LNP outputs with a 3.6kHz high-pass characteristic, and the DC common-mode level is maintained at the correct VCM for compatibility with the VCA input.

VOLTAGE-CONTROLLED ATTENUATOR (VCA)—DETAIL

The VCA is designed to have a $db$-linear attenuation characteristic, i.e. the gain loss in dB is constant for each equal increment of the VCA CNTL control voltage. See Figure 11 for a diagram of the VCA. The attenuator is essentially a variable voltage divider consisting of one series input resistor, Rs, and ten identical shunt FETs, placed in parallel and controlled by sequentially activated clipping amplifiers. Each clipping amplifier can be thought of as a specialized voltage comparator with a soft transfer characteristic and well-controlled output limit voltages. The reference voltages V1 through V10 are equally spaced over the 0V to 3.0V control voltage range. As the control voltage rises through the input range of each clipping amplifier, the amplifier output will rise from 0V (FET completely ON) to VCM − VT (FET nearly OFF), where VCM is the common source voltage and VT is the threshold voltage of the FET. As each FET approaches its OFF state and the control voltage continues to rise, the next clipping amplifier/FET combination takes over for the next portion of the piecewise-linear attenuation characteristic. Thus, low control voltages have most of the FETs turned ON, while high control voltages have most turned OFF. Each FET acts to decrease the shunt resistance of the voltage divider formed by Rs and the parallel FET network.

The attenuator is comprised of two sections, with five parallel clipping amplifier/FET combinations in each. Special reference circuitry is provided so that the (VCM − VT) limit voltage will track temperature and IC process variations, minimizing the effects on the attenuator control characteristic.

In addition to the analog VCA CNTL gain setting input, the attenuator architecture provides digitally programmable adjustment in eight steps, via the three Maximum Gain Setting (MGS) bits. These adjust the maximum achievable gain
(corresponding to minimum attenuation in the VCA, with VCA\textsubscript{CNTL} = 3.0V) in 3dB increments. This function is accomplished by providing multiple FET sub-elements for each of the Q\textsubscript{1} to Q\textsubscript{10} FET shunt elements shown in Figure 11. In the simplified diagram of Figure 12, each shunt FET is shown as two sub-elements, Q\textsubscript{NA} and Q\textsubscript{NB}. Selector switches, driven by the MGS bits, activate either or both of the sub-element FETs to adjust the maximum R\textsubscript{ON} and thus achieve the stepped attenuation options.

The VCA can be used to process either differential or single-ended signals. Fully differential operation will reduce 2nd-harmonic distortion by about 10dB for full-scale signals.
Input impedance of the VCA will vary with gain setting, due to the changing resistances of the programmable voltage divider structure. At large attenuation factors (i.e., low gain settings), the impedance will approach the series resistor value of approximately 135Ω.

As with the LNP stage, the VCA output is AC-coupled into the PGA. This means that the attenuation-dependent DC common-mode voltage will not propagate into the PGA, and so the PGA’s DC output level will remain constant.

Finally, note that the VCA\textsubscript{CNTL} input consists of FET gate inputs. This provides very high impedance and ensures that multiple VCA2612 devices may be connected in parallel with no significant loading effects. The nominal voltage range for the VCA\textsubscript{CNTL} input spans from 0V to 3V. Over driving this input (≤5V) does not affect the performance.

OVERLOAD RECOVERY CIRCUITRY—DETAIL

With a maximum overall gain of 70dB, the VCA2612 is prone to signal overloading. Such a condition may occur in either the LNP or the PGA depending on the various gain and attenuation settings available. The LNP is designed to produce low-distortion outputs as large as 1V\textsubscript{PP} single-ended (2V\textsubscript{PP} differential). Therefore the maximum input signal for linear operation is 2V\textsubscript{PP} divided by the LNP differential gain setting. Clamping circuits in the LNP ensure that larger input amplitudes will exhibit symmetrical clipping and short recovery times. The VCA itself, being basically a voltage divider, is intrinsically free of overload conditions. However, the PGA post-amplifier is vulnerable to sudden overload, particularly at high gain settings. Rapid overload recovery is essential in many signal processing applications such as ultrasound imaging. A special comparator circuit is provided at the PGA input which detects overrange signals (detection level dependent on PGA gain setting). When the signal exceeds the comparator input threshold, the VCA output is blocked and an appropriate fixed DC level is substituted, providing fast and clean overload recovery. The basic architecture is shown in Figure 13. Both high and low overrange conditions are sensed and corrected by this circuit.

Figures 14 and 15 show typical overload recovery waveforms with MGS = 100, for VCA + PGA minimum gain (0dB) and maximum gain (36dB), respectively. LNP gain is set to 25dB in both cases.
INPUT OVERLOAD RECOVERY

One of the most important applications for the VCA2612 is processing signals in an ultrasound system. The ultrasound signal flow begins when a large signal is applied to a transducer, which converts electrical energy to acoustic energy. It is not uncommon for the amplitude of the electrical signal that is applied to the transducer to be ±50V or greater.

To prevent damage, it is necessary to place a protection circuit between the transducer and the VCA2612, as shown in Figure 16. Care must be taken to prevent any signal from turning the ESD diodes on. Turning on the ESD diodes inside the VCA2612 could cause the input coupling capacitor \( C_C \) to charge to the wrong value.

![Figure 16. VCA2612 Diode Bridge Protection Circuit.](image)

**PGA POST-AMPLIFIER—DETAIL**

Figure 17 shows a simplified circuit diagram of the PGA block. As described previously, the PGA gain is programmed with the same MGS bits which control the VCA maximum attenuation factor. Specifically, the PGA gain at each MGS setting is the inverse (reciprocal) of the maximum VCA attenuation at that setting. Therefore, the VCA + PGA overall gain will always be 0dB (unity) when the analog VCA\(_{\text{CNTL}}\) input is set to 0V (= maximum attenuation). For VCA\(_{\text{CNTL}}\) = 3V (no attenuation), the VCA + PGA gain will be controlled by the programmed PGA gain (24dB to 45dB in 3dB steps).

For clarity, the gain and attenuation factors are detailed in Table III.

<table>
<thead>
<tr>
<th>MGS SETTING</th>
<th>VCA(_{\text{CNTL}}) = 0V to 3V</th>
<th>DIFFERENTIAL PGA GAIN</th>
<th>ATTENUATOR + DIFF. PGA GAIN</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>−24dB to 0dB</td>
<td>24dB</td>
<td>0dB to 24dB</td>
</tr>
<tr>
<td>001</td>
<td>−27dB to 0dB</td>
<td>27dB</td>
<td>0dB to 27dB</td>
</tr>
<tr>
<td>010</td>
<td>−30dB to 0dB</td>
<td>30dB</td>
<td>0dB to 30dB</td>
</tr>
<tr>
<td>011</td>
<td>−33dB to 0dB</td>
<td>33dB</td>
<td>0dB to 33dB</td>
</tr>
<tr>
<td>100</td>
<td>−36dB to 0dB</td>
<td>36dB</td>
<td>0dB to 36dB</td>
</tr>
<tr>
<td>101</td>
<td>−39dB to 0dB</td>
<td>39dB</td>
<td>0dB to 39dB</td>
</tr>
<tr>
<td>110</td>
<td>−42dB to 0dB</td>
<td>42dB</td>
<td>0dB to 42dB</td>
</tr>
<tr>
<td>111</td>
<td>−45dB to 0dB</td>
<td>45dB</td>
<td>0dB to 45dB</td>
</tr>
</tbody>
</table>

The PGA architecture consists of a differential, programmable-gain voltage to current converter stage followed by transimpedance amplifiers to create and buffer each side of the differential output. The circuitry associated with the voltage to current converter is similar to that previously described for the LNP, with the addition of eight selectable PGA gain-setting resistor combinations (controlled by the MGS bits) in place of the fixed resistor network used in the LNP. Low input noise is also a requirement of the PGA design due to the large amount of signal attenuation which can be inserted between the LNP and the PGA. At minimum VCA attenuation (used for small input signals) the LNP noise dominates; at maximum VCA attenuation (large input signals) the PGA noise dominates. Note that if the PGA output is used single-ended, the apparent gain will be 6dB lower.

![Figure 17. Simplified Block Diagram of the PGA Section Within the VCA2612.](image)
**PACKAGING INFORMATION**

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status (1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan (2)</th>
<th>Lead finish/Ball material (6)</th>
<th>MSL Peak Temp (3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking (4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCA2612Y/250</td>
<td>ACTIVE</td>
<td>TQFP</td>
<td>PFB</td>
<td>48</td>
<td>250</td>
<td>RoHS &amp; Green</td>
<td>NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 TO 85</td>
<td>VCA2612Y</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE**: Product device recommended for new designs.

**LIFEBUY**: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBsolete**: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt**: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green**: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer**: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
### TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS

- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

- **Q1**
- **Q2**
- **Q3**
- **Q4**

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0  (mm)</th>
<th>B0  (mm)</th>
<th>K0  (mm)</th>
<th>P1  (mm)</th>
<th>W   (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCA2612Y/250</td>
<td>TQFP</td>
<td>PFB</td>
<td>48</td>
<td>250</td>
<td>330.0</td>
<td>16.4</td>
<td>9.6</td>
<td>9.6</td>
<td>1.5</td>
<td>12.0</td>
<td>16.0</td>
<td>Q2</td>
</tr>
</tbody>
</table>
## TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCA2612Y/250</td>
<td>TQFP</td>
<td>PFB</td>
<td>48</td>
<td>250</td>
<td>336.6</td>
<td>336.6</td>
<td>31.8</td>
</tr>
</tbody>
</table>
NOTES:  
A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Falls within JEDEC MS-026
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated