1 Functional Errata Revision History
Errata impacting device’s operation, function or parametrics.
✓ The check mark indicates that the issue is present in the specified revision.

<table>
<thead>
<tr>
<th>Errata Number</th>
<th>Rev.G</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC9</td>
<td>✓</td>
</tr>
<tr>
<td>ADC10</td>
<td>✓</td>
</tr>
<tr>
<td>ADC13</td>
<td>✓</td>
</tr>
<tr>
<td>ADC18</td>
<td>✓</td>
</tr>
<tr>
<td>ADC25</td>
<td>✓</td>
</tr>
<tr>
<td>FLL3</td>
<td>✓</td>
</tr>
<tr>
<td>MPY2</td>
<td>✓</td>
</tr>
<tr>
<td>PORT3</td>
<td>✓</td>
</tr>
<tr>
<td>TA12</td>
<td>✓</td>
</tr>
<tr>
<td>TA16</td>
<td>✓</td>
</tr>
<tr>
<td>TA21</td>
<td>✓</td>
</tr>
<tr>
<td>TAB22</td>
<td>✓</td>
</tr>
<tr>
<td>TB2</td>
<td>✓</td>
</tr>
<tr>
<td>TB14</td>
<td>✓</td>
</tr>
<tr>
<td>TB16</td>
<td>✓</td>
</tr>
<tr>
<td>TB24</td>
<td>✓</td>
</tr>
<tr>
<td>US13</td>
<td>✓</td>
</tr>
<tr>
<td>US14</td>
<td>✓</td>
</tr>
<tr>
<td>US15</td>
<td>✓</td>
</tr>
<tr>
<td>WDG2</td>
<td>✓</td>
</tr>
<tr>
<td>XOSC9</td>
<td>✓</td>
</tr>
</tbody>
</table>

2 Preprogrammed Software Errata Revision History
Errata impacting pre-programmed software into the silicon by Texas Instruments.
✓ The check mark indicates that the issue is present in the specified revision.
The device doesn't have Software in ROM errata.

3 Debug only Errata Revision History
Errata only impacting debug operation.
✓ The check mark indicates that the issue is present in the specified revision.
The device doesn't have Debug errata.
4 Fixed by Compiler Errata Revision History

Errata completely resolved by compiler workaround. Refer to specific erratum for IDE and compiler versions with workaround.

✓ The check mark indicates that the issue is present in the specified revision.

<table>
<thead>
<tr>
<th>Errata Number</th>
<th>Rev</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU4</td>
<td>✓</td>
</tr>
</tbody>
</table>

Refer to the following MSP430 compiler documentation for more details about the CPU bugs workarounds.

**TI MSP430 Compiler Tools (Code Composer Studio IDE)**
- MSP430 Optimizing C/C++ Compiler: Check the --silicon_errata option
- MSP430 Assembly Language Tools

**MSP430 GNU Compiler (MSP430-GCC)**
- MSP430 GCC Options: Check -msilicon-errata= and -msilicon-errata-warn= options
- MSP430 GCC User’s Guide

**IAR Embedded Workbench**
- IAR workarounds for msp430 hardware issues
## Package Markings

### PZ100

**LQFP (PZ) 100 Pin**

<table>
<thead>
<tr>
<th>Marking</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>#</td>
<td>Die revision</td>
</tr>
<tr>
<td>○</td>
<td>Pin 1 location</td>
</tr>
<tr>
<td>N</td>
<td>Lot trace code</td>
</tr>
</tbody>
</table>

**Example Markings**

- **M430Fxxxx** (Rev #)
  - NNNNNNN
  - M430Fxxxx
  - REV #

- **M430Fx4xx** (Rev #)
  - NNNNNNG4
  - M430Fx4xx
  - Rev #

- **MSP430™ Fxxx** (Rev #)
  - NNNNNNG4
  - MSP430™
  - Fxxx
  - Rev #

**NOTE:** Package marking with "TM" applies only to devices released after 2011.
## 6 Detailed Bug Description

### ADC9

**Category:** Functional

**Function:** Interrupt vector register

**Description:** If the ADC12 uses a different clock than the CPU (MCLK) and more than one ADC interrupt is enabled, the ADC12IV register content may be unpredictable for one clock cycle. This happens if, during the execution of an ADC interrupt, another ADC interrupt with higher priority occurs.

**Workaround:**
- Read out ADC12IV twice and use only when values are equal.
- Use ADC12IFG to determine which interrupt has occurred.

### ADC10

**Category:** Functional

**Function:** Unintended start of conversion

**Description:** Accessing ADC12OVIE or ADC12TOVIE at the end of an ADC12 conversion with BIS/BIC commands can cause the ADC12SC bit to be set again immediately after it was cleared. This might start another conversion, if ADC12SC is configured to trigger the ADC (SHS = 0).

**Workaround:** If ADC12SC is configured to trigger the ADC, the control bits ADC12OVIE and ADC12TOVIE should be modified only when the ADC is not busy (ADC12BUSY = 0).

### ADC13

**Category:** Functional

**Function:** Current consumption after clearing ADC12ON while ADC is busy

**Description:** If the ADC12ON bit is cleared while the ADC is busy, the ADC core might not be completely turned off and still consume current.

**Workaround:**
- Wait until ADC12BUSY is reset before clearing the ADC12ON bit. This is recommended for all protected bits in the ADC12CTLx registers.
- Clear CONSEQx bits. With CONSEQx=0 and ENC=0 the ADC12 is reset.

### ADC18

**Category:** Functional

**Function:** Incorrect conversion result in extended sample mode

**Description:** The ADC12 conversion result can be incorrect if the extended sample mode is selected (SHP = 0), the conversion clock is not the internal ADC12 oscillator (ADC12SSEL > 0), and one of the following two conditions is true:
- The extended sample input signal SHI is asynchronous to the clock source used for ADC12CLK and the undivided ADC12 input clock frequency exceeds 3.15 MHz.

or

- The extended sample input signal SHI is synchronous to the clock source used for ADC12CLK and the undivided ADC12 input clock frequency exceeds 6.3 MHz.

**Workaround**

- Use the pulse sample mode (SHP = 1).

or

- Use the ADC12 internal oscillator as the ADC12 clock source.

or

- Limit the undivided ADC12 input clock frequency to 3.15 MHz.

or

- Use the same clock source (such as ACLK or SMCLK) to derive both SHI and ADC12CLK, to achieve synchronous operation, and also limit the undivided ADC12 input clock frequency to 6.3 MHz.

---

**ADC25**

**ADC12 Module**

**Category**

Functional

**Function**

Write to ADC12CTL0 triggers ADC12 when CONSEQ = 00

**Description**

If ADC conversions are triggered by the Timer_B module and the ADC12 is in single-channel single-conversion mode (CONSEQ = 00), ADC sampling is enabled by write access to any bit(s) in the ADC12CTL0 register. This is contrary to the expected behavior that only the ADC12 enable conversion bit (ADC12ENC) triggers a new ADC12 sample.

**Workaround**

When operating the ADC12 in CONSEQ=00 and a Timer_B output is selected as the sample and hold source, temporarily clear the ADC12ENC bit before writing to other bits in the ADC12CTL0 register. The following capture trigger can then be re-enabled by setting ADC12ENC = 1.

---

**CPU4**

**CPU Module**

**Category**

Compiler-Fixed

**Function**

PUSH #4, PUSH #8CPU4 - Bug

**Description**

The single operand instruction PUSH cannot use the internal constants (CG) 4 and 8. The other internal constants (0, 1, 2, -1) can be used. The number of clock cycles is different:

- PUSH #CG uses address mode 00, requiring 3 cycles, 1 word instruction
- PUSH #4/#8 uses address mode 11, requiring 5 cycles, 2 word instruction

**Workaround**

Refer to the table below for compiler-specific fix implementation information.

<table>
<thead>
<tr>
<th>IDE/Compiler</th>
<th>Version Number</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>IAR Embedded Workbench</td>
<td>IAR EW430 v2.x until v6.20</td>
<td>User is required to add the compiler flag option below. --hw_workaround=CPU4</td>
</tr>
</tbody>
</table>
### FLL3

**FLL+ Module**

**Category**  
Functional

**Function**  
FLLDx = 11 for /8 may generate an unstable MCLK frequency

**Description**  
When setting the FLL to higher frequencies using FLLDx = 11 (/8) the output frequency of the FLL may have a larger frequency variation (e.g. averaged over 2sec) as well as a lower average output frequency than expected when compared to the other FLLDx bit settings.

**Workaround**  
None

### MPY2

**MPY Module**

**Category**  
Functional

**Function**  
Multiplier Result register corruption

**Description**  
Depending on the address of the write instruction, writing to the multiplier result registers (RESHI, RESLO, or SUMEXT) may corrupt the result registers. The address dependency varies between a 2-word and a 3-word instructions.

**Workaround**  
Ensure that a write instruction to an MPY result register (for example, mov.w #200, &RESHI) is not located at an address with the four least significant bits shown in Table 1:

Table 1. Sensitive Addresses for Write Access to MPY Result Registers MAB[3:0]

<table>
<thead>
<tr>
<th></th>
<th>RESLOW 013Ah</th>
<th>RESHI 013Ch</th>
<th>SUMEXT 013Eh</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 Word</td>
<td>2 Word</td>
<td>3 Word</td>
<td>2 Word</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>8</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>A</td>
<td>C</td>
<td>A</td>
<td>C</td>
</tr>
<tr>
<td>E</td>
<td>0</td>
<td>C</td>
<td>E</td>
</tr>
</tbody>
</table>

**PORT3**

**PORT Module**

**Category**  
Functional

**Function**  
Port interrupts can get lost

**Description**  
Port interrupts can get lost if they occur during CPU access of the P1IFG and P2IFG registers.
Workaround: None

**TA12**

**Category**: Functional

**Function**: Interrupt is lost (slow ACLK)

**Description**: Timer_A counter is running with slow clock (external TACLK or ACLK) compared to MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by one with the occurring compare interrupt (if TAR = CCRx). Due to the fast MCLK the CCRx register increment (CCRx = CCRx+1) happens before the Timer_A counter has incremented again. Therefore the next compare interrupt should happen at once with the next Timer_A counter increment (if TAR = CCRx + 1). This interrupt gets lost.

**Workaround**: Switch capture/compare mode to capture mode before the CCRx register increment. Switch back to compare mode afterwards.

**TA16**

**Category**: Functional

**Function**: First increment of TAR erroneous when IDx > 00

**Description**: The first increment of TAR after any timer clear event (POR/TACLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK or TACLK). This is independent of the clock input divider settings (ID0, ID1). All following TAR increments are performed correctly with the selected IDx settings.

**Workaround**: None

**TA21**

**Category**: Functional

**Function**: TAIFG Flag is erroneously set after Timer A restarts in Up Mode

**Description**: In Up Mode, the TAIFG flag should only be set when the timer counts from TACCR0 to zero. However, if the Timer A is stopped at TAR = TACCR0, then cleared (TAR=0) by setting the TACLR bit, and finally restarted in Up Mode, the next rising edge of the TACLK will erroneously set the TAIFG flag.
## Detailed Bug Description

### TAB22  
**Category**: Functional  
**Function**: Timer_A/Timer_B register modification after Watchdog Timer PUC  
**Description**: Unwanted modification of the Timer_A/Timer_B registers TACTL/TBCTL and TAIV/TBIV can occur when a PUC is generated by the Watchdog Timer (WDT) in Watchdog mode and any Timer_A/Timer_B counter register TACCRx/TBCCRx is incremented/decremented (Timer_A/Timer_B does not need to be running).  
**Workaround**: Initialize TACTL/TBCTL register after the reset occurs using a MOV instruction (BIS/BIC may not fully initialize the register). TAIV/TBIV is automatically cleared following this initialization.  
Example code:  
```
MOV.W #VAL, &TACTL
```
or  
```
MOV.W #VAL, &TBCTL
```
Where, VAL=0, if Timer is not used in application otherwise, user defined per desired function.

### TB2  
**Category**: Functional  
**Function**: Interrupt is lost (slow ACLK)  
**Description**: Timer_B counter is running with slow clock (external TBCLK or ACLK) compared to MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by 1 with the occurring compare interrupt (if TBR = CCRx).  
Due to the fast MCLK, the CCRx register increment (CCRx = CCRx + 1) happens before the Timer_B counter has incremented again. Therefore, the next compare interrupt should happen at once with the next Timer_B counter increment (if TBR = CCRx + 1). This interrupt is lost.  
**Workaround**: Switch capture/compare mode to capture mode before the CCRx register increment. Switch back to compare mode afterward.

### TB14  
**Category**: Functional  
**Function**: PWM output  
**Description**: The PWM output unit may behave erroneously if the condition for changing the PWM output (EQUx or EQU0) and the condition for loading the shadow register TBCLx happen at the same time. Depending on the load condition for the shadow registers (CLLD bits in TBCCTLx), there are four possible error conditions:  
1. Change CCRx register from any value to CCRx = 0 (for example, sequence for CCRx = 4 3 2 0 0 0)
2. Change CCRx register from CCRx = 0 to any value (for example, sequence for CCRx = 0 0 0 2 3 4)

3. Change CCRx register from any value to current SHD0 (CCR0) value (for example, sequence for CCRx = 4 2 5 SHD0 3 8)

4. Change CCRx register from current SHD0 (CCR0) value to any value (for example, sequence for CCRx = 4 2 SHD0 5 3 8)

**Workaround**

No general workaround available.

---

**TB16**

**Timer_B Module**

**Category**

Functional

**Function**

First increment of TBR erroneous when IDx > 00

**Description**

The first increment of TBR after any timer clear event (POR/TBCLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK, or TBCLK). This is independent of the clock input divider settings (ID0, ID1). All following TBR increments are performed correctly with the selected IDx settings.

**Workaround**

None

---

**TB24**

**Timer_B Module**

**Category**

Functional

**Function**

TBIFG Flag is erroneously set after Timer B restarts in Up Mode

**Description**

In Up Mode, the TBIFG flag should only be set when the timer resets from TBCCR0 to zero. However, if the Timer B is stopped at TBR = TBCCR0, then cleared (TBR=0) by setting the TBCLR bit, and finally restarted in Up Mode, the next rising edge of the TBCLK will erroneously set the TBIFG flag.

---

**US13**

**USART Module**

**Category**

Functional

**Function**

Unpredictable program execution

**Description**

USART interrupts requested by URXS can result in unpredictable program execution if this request is not served within two bit times of the received data.
### Warning

Ensure that the interrupt service routine is entered within two bit times of the received data.

#### US14  USART Module

**Category:** Functional

**Function:** Start edge of received characters may be ignored

**Description:** When using the USART in UART mode with $UxBR0 = 0x03$ and $UxBR1 = 0x00$, the start edge of received characters may be ignored due to internal timing conflicts within the UART state machine. This condition does not apply when $UxBR0 > 0x03$.

**Workaround:** None

#### US15  USART Module

**Category:** Functional

**Function:** UART receive with two stop bits

**Description:** USART hardware does not detect a missing second stop bit when $SPB = 1$. The Framing Error Flag (FE) will not be set under this condition and erroneous data reception may occur.

**Workaround:** None (Configure USART for a single stop bit, $SPB = 0$)

#### WDG2  WDT Module

**Category:** Functional

**Function:** Incorrectly accessing a flash control register

**Description:** If a key violation is caused by incorrectly accessing a flash control register, the watchdog interrupt flag is set in addition to the expected PUC.

**Workaround:** None

#### XOSC9  XOSC Module

**Category:** Functional

**Function:** XT1 Oscillator may not function as expected in HF mode

**Description:** XT1 oscillator does not work correctly in high frequency mode at supply voltages below 2.0V with crystal frequency $> 4$MHz.

**Workaround:** None. When XT1 oscillator is used in HF mode with crystal frequency $> 4$MHz ensure a supply voltage $> 2.2$V.
7 Document Revision History

Changes from family erratasheet to device specific erratasheet.
1. Errata FLASH15 was removed
2. Errata MPY2 was added
3. PZ100 package markings have been updated

Changes from device specific erratasheet to document Revision A.
1. Errata TA21 was added to the errata documentation.

Changes from document Revision A to Revision B.
1. Errata TB24 was added to the errata documentation.

Changes from document Revision B to Revision C.
1. Package Markings section was updated.

Changes from document Revision C to Revision D.
1. TA21 Description was updated.

Changes from document Revision D to Revision E.
1. Function for CPU4 was updated.
2. Workaround for CPU4 was updated.

Changes from document Revision E to Revision F.
1. Erratasheet format update.
2. Added errata category field to "Detailed bug description" section

Changes from document Revision F to Revision G.
1. Description for TB24 was updated.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated