

# MSP430FR5732 Device Erratasheet

---



---



---

The revision of the device can be identified by the revision letter on the [Package Markings](#) or by the [HW\\_ID](#) located inside the TLV structure of the device

## 1 Functional Errata Revision History

Errata impacting device's operation, function or parametrics.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev J	Rev H
<a href="#">COMP10</a>	✓	✓
<a href="#">COMP11</a>	✓	✓
<a href="#">CPU46</a>	✓	✓
<a href="#">CPU47</a>	✓	✓
<a href="#">CS12</a>	✓	✓
<a href="#">DMA7</a>	✓	✓
<a href="#">DMA9</a>	✓	✓
<a href="#">DMA10</a>	✓	✓
<a href="#">DMA14</a>	✓	✓
<a href="#">GC3</a>	✓	✓
<a href="#">GC4</a>	✓	✓
<a href="#">MPY1</a>	✓	✓
<a href="#">PORT16</a>	✓	✓
<a href="#">PORT19</a>	✓	✓
<a href="#">PORT26</a>	✓	✓
<a href="#">RTC14</a>	✓	✓
<a href="#">TA23</a>	✓	✓
<a href="#">USCI36</a>	✓	✓
<a href="#">USCI37</a>	✓	✓
<a href="#">USCI41</a>	✓	✓
<a href="#">USCI42</a>	✓	✓
<a href="#">USCI44</a>	✓	✓
<a href="#">USCI47</a>	✓	✓
<a href="#">USCI50</a>	✓	✓
<a href="#">WDG6</a>	✓	✓
<a href="#">XOSC13</a>	✓	✓

## 2 Preprogrammed Software Errata Revision History

Errata impacting pre-programmed software into the silicon by Texas Instruments.

✓ The check mark indicates that the issue is present in the specified revision.

The device doesn't have Software in ROM errata.

### 3 Debug only Errata Revision History

Errata only impacting debug operation.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev J	Rev H
<a href="#">EEM19</a>	✓	✓
<a href="#">EEM23</a>	✓	✓
<a href="#">EEM25</a>	✓	✓
<a href="#">EEM30</a>	✓	✓
<a href="#">EEM31</a>	✓	✓
<a href="#">JTAG27</a>	✓	✓

### 4 Fixed by Compiler Errata Revision History

Errata completely resolved by compiler workaround. Refer to specific erratum for IDE and compiler versions with workaround.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev J	Rev H
<a href="#">CPU21</a>	✓	✓
<a href="#">CPU22</a>	✓	✓
<a href="#">CPU40</a>	✓	✓

Refer to the following MSP430 compiler documentation for more details about the CPU bugs workarounds.

#### TI MSP430 Compiler Tools (Code Composer Studio IDE)

- [MSP430 Optimizing C/C++ Compiler](#): Check the --silicon\_errata option
- [MSP430 Assembly Language Tools](#)

#### MSP430 GNU Compiler (MSP430-GCC)

- [MSP430 GCC Options](#): Check -msilicon-errata= and -msilicon-errata-warn= options
- [MSP430 GCC User's Guide](#)

#### IAR Embedded Workbench

- [IAR workarounds for msp430 hardware issues](#)

## 5 Package Markings

### PW28

#### TSSOP (PW), 28 Pin



# = Die revision  
 ○ = Pin 1 location  
 N = Lot trace code



# = Die revision  
 ○ = Pin 1 location  
 N = Lot trace code

### RGE24

#### QFN (RGE), 24 Pin



# = Die revision  
 ○ = Pin 1 location  
 N = Lot trace code

## 6 Memory-Mapped Hardware Revision (TLV Structure)

Die Revision	TLV Hardware Revision
Rev J	26h
Rev H	24h

Further guidance on how to locate the TLV structure and read out the HW\_ID can be found in the device User's Guide.

## 7 Detailed Bug Description

<b>COMP10</b>	<b><i>COMP_D Module</i></b>
<b>Category</b>	Functional
<b>Function</b>	Comparator port output toggles when entering or leaving LPM3/LPM4
<b>Description</b>	<p>The comparator port pin output (CECTL1.CEOUT) erroneously toggles when device enters or leaves LPM3/LPM4 modes under the following conditions:</p> <ol style="list-style-type: none"> <li>1) Comparator is disabled (CECTL1.CEON = 0)</li> </ol> <p>AND</p> <ol style="list-style-type: none"> <li>2) Output polarity is enabled (CECTL1.CEOUTPOL = 1)</li> </ol> <p>AND</p> <ol style="list-style-type: none"> <li>3) The port pin is configured to have CEOUT functionality.</li> </ol> <p>For example, if the CEOUT pin is high when the device is in Active Mode, CEOUT pin becomes low when the device enters LPM3/LPM4 modes.</p>
<b>Workaround</b>	<p>When the comparator is disabled, ensure at least one of the following:</p> <ol style="list-style-type: none"> <li>1) Output inversion is disabled (CECTL.CEOUTPOL = 0)</li> </ol> <p>OR</p> <ol style="list-style-type: none"> <li>2) Change pin configuration from CEOUT to GPIO with output low.</li> </ol>
<b>COMP11</b>	<b><i>COMP_D Module</i></b>
<b>Category</b>	Functional
<b>Function</b>	Polling comparator interrupts may result in a missed interrupt
<b>Description</b>	Polling the comparator output interrupt and the output inverted interrupt flags (CEIFG.CExINT and CEIIFG.CExINT) may result in a missed interrupt if the flags are modified while being read.
<b>Workaround</b>	Using an interrupt service routine to service CEIFG and CEIIFG interrupts significantly reduces the probability of the issue occurring.
<b>CPU21</b>	<b><i>CPUXv2 Module</i></b>
<b>Category</b>	Compiler-Fixed
<b>Function</b>	Using POPM instruction on Status register may result in device hang up
<b>Description</b>	When an active interrupt service request is pending and the POPM instruction is used to set the Status Register (SR) and initiate entry into a low power mode, the device may hang up.
<b>Workaround</b>	<p>None. It is recommended not to use POPM instruction on the Status Register.</p> <p>Refer to the table below for compiler-specific fix implementation information.</p>

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	Not affected	
TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	User is required to add the compiler or assembler flag option below. --silicon_errata=CPU21
MSP430 GNU Compiler (MSP430-GCC)	MSP430-GCC 4.9 build 167 or later	

## CPU22

### *CPUXv2 Module*

#### Category

Compiler-Fixed

#### Function

Indirect addressing mode with the Program Counter as the source register may produce unexpected results

#### Description

When using the indirect addressing mode in an instruction with the Program Counter (PC) as the source operand, the instruction that follows immediately does not get executed.

For example in the code below, the ADD instruction does not get executed.

```
mov @PC, R7
add #1h, R4
```

#### Workaround

Refer to the table below for compiler-specific fix implementation information.

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	Not affected	
TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	User is required to add the compiler or assembler flag option below. --silicon_errata=CPU22
MSP430 GNU Compiler (MSP430-GCC)	MSP430-GCC 4.9 build 167 or later	

## CPU40

### *CPUXv2 Module*

#### Category

Compiler-Fixed

#### Function

PC is corrupted when executing jump/conditional jump instruction that is followed by instruction with PC as destination register or a data section

#### Description

If the value at the memory location immediately following a jump/conditional jump instruction is 0X40h or 0X50h (where X = don't care), which could either be an instruction opcode (for instructions like RRCM, RRAM, RLAM, RRUM) with PC as destination register or a data section (const data in flash memory or data variable in RAM), then the PC value is auto-incremented by 2 after the jump instruction is executed; therefore, branching to a wrong address location in code and leading to wrong program execution.

For example, a conditional jump instruction followed by data section (0140h).

```
@0x8012 Loop DEC.W R6
@0x8014 DEC.W R7
@0x8016 JNZ Loop
@0x8018 Value1 DW 0140h
```

#### Workaround

In assembly, insert a NOP between the jump/conditional jump instruction and program

code with instruction that contains PC as destination register or the data section.  
 Refer to the table below for compiler-specific fix implementation information.

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	IAR EW430 v5.51 or later	For the command line version add the following information Compiler: --hw_workaround=CPU40 Assembler:-v1
TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	User is required to add the compiler or assembler flag option below. --silicon_errata=CPU40
MSP430 GNU Compiler (MSP430-GCC)	Not affected	

## CPU46

### CPUXv2 Module

#### Category

Functional

#### Function

POPM performs unexpected memory access and can cause VMAIFG to be set

#### Description

When the POPM assembly instruction is executed, the last Stack Pointer increment is followed by an unintended read access to the memory. If this read access is performed on vacant memory, the VMAIFG will be set and can trigger the corresponding interrupt (SFR1E1.VMAIE) if it is enabled. This issue occurs if the POPM assembly instruction is performed up to the top of the STACK.

#### Workaround

If the user is utilizing C, they will not be impacted by this issue. All TI/IAR/GCC pre-built libraries are not impacted by this bug. To ensure that POPM is never executed up to the memory border of the STACK when using assembly it is recommended to either

1. Initialize the SP to
  - a. TOP of STACK - 4 bytes if POPM.A is used
  - b. TOP of STACK - 2 bytes if POPM.W is used

OR

2. Use the POPM instruction for all but the last restore operation. For the the last restore operation use the POP assembly instruction instead.

For instance, instead of using:

```
POPM.W #5,R13
```

Use:

```
POPM.W #4,R12
POP.W R13
```

Refer to the table below for compiler-specific fix implementation information.

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	Not affected	C code is not impacted by this bug. User using POPM instruction in assembler is required to implement the above workaround manually.

IDE/Compiler	Version Number	Notes
TI MSP430 Compiler Tools (Code Composer Studio)	Not affected	C code is not impacted by this bug. User using POPM instruction in assembler is required to implement the above workaround manually.
MSP430 GNU Compiler (MSP430-GCC)	Not affected	C code is not impacted by this bug. User using POPM instruction in assembler is required to implement the above workaround manually.

## CPU47

### *CPUXv2 Module*

#### Category

Functional

#### Function

An unexpected Vacant Memory Access Flag (VMAIFG) can be triggered

#### Description

An unexpected Vacant Memory Access Flag (VMAIFG) can be triggered, if a PC-modifying instruction (e.g. - ret, push, call, pop, jmp, br) is fetched from the last addresses (last 4 or 8 byte) of a memory (e.g.- FLASH, RAM, FRAM) that is not contiguous to a higher, valid section on the memory map.

In debug mode using breakpoints the last 8 bytes are affected.

In free running mode the last 4 bytes are affected.

#### Workaround

Edit the linker command file to make the last 4 or 8 bytes of affected memory sections unavailable, to avoid PC-modifying instructions on these locations.

Remaining instructions or data can still be stored on these locations.

## CS12

### *CS Module*

#### Category

Functional

#### Function

DCO overshoot at frequency change

#### Description

When changing frequencies (CSCTL1.DCOFSEL), the DCO frequency may overshoot and exceed the datasheet specification. After a time period of 10us has elapsed, the frequency overshoot settles down to the expected range as specified in the datasheet. The overshoot occur when switching to and from any DCOFSEL setting and impacts all peripherals using the DCO as a clock source. A potential impact can also be seen on FRAM accesses, since the overshoot may cause a temporary violation of FRAM access and cycle time requirements.

#### Workaround

When changing the DCO settings, use the following procedure:

- 1) Store the existing CSCTL3 divider into a temporary unsigned 16-bit variable
- 2) Set CSCTL3 to divide all corresponding clock sources by 4 or higher
- 3) Change DCO frequency
- 4) Wait ~10us
- 5) Restore the divider in CSCTL3 to the setting stored in the temporary variable.

The following code example shows how to increase DCO to 16MHz.

```
uint16_t tempCSCTL3 = 0;
CSCTL0_H = CSKEY_H; // Unlock CS registers
/* Assuming SMCLK and MCLK are sourced from DCO */
```

```

/* Store CSCTL3 settings to recover later */
tempCSCTL3 = CSCTL3;
/* Keep overshoot transient within specification by setting clk sources
to divide by 4*/
/* Clear the DIVS & DIVM masks (~0x77)and set both fields to 4 divider */
CSCTL3 = CSCTL3 & (~(0x77)) | DIVS__4 | DIVM__4;
CSCTL1 = DCOFSEL_4 | DCORSEL;          // Set DCO to 16MHz
/* Delay by ~10us to let DCO settle. 60 cycles = 20 cycles buffer +
(10us / (1/4MHz)) */
__delay_cycles(60);
CSCTL3 = tempCSCTL3;          // Set all dividers
CSCTL0_H = 0;                // Lock CS registers

```

## DMA7

### *DMA Module*

#### Category

Functional

#### Function

DMA request may cause the loss of interrupts

#### Description

If a DMA request starts executing during the time when a module register containing an interrupt flags is accessed with a read-modify-write instruction, a newly arriving interrupt from the same module can get lost. An interrupt flag set prior to DMA execution would not be affected and remain set.

#### Workaround

1. Use a read of Interrupt Vector registers to clear interrupt flags and do not use read-modify-write instruction.

OR

2. Disable all DMA channels during read-modify-write instruction of specific module registers containing interrupts flags while these interrupts are activated.

## DMA9

### *DMA Module*

#### Category

Functional

#### Function

DMA stops transferring bytes unexpectedly

#### Description

When the DMA is configured to transfer bytes from the eUSCI\_A or eUSCI\_B transmit or receive buffers, the transmit or receive triggers (TXIFG and RXIFG) may not be seen by the DMA module and the transfer of the bytes is missed. Once the first byte in a transfer sequence is missed, all the following bytes are missed as well. All eUSCI\_A modes (UART, SPI, and IrDA) and all eUSCI\_B modes (SPI and I2C) are affected.

#### Workaround

1) Use Interrupt Service Routines to transfer data to and from the eUSCI\_A or eUSCI\_B.

OR

2) When using DMA channel 0 for transferring data to and from the eUSCI\_A or eUSCI\_B, use DMA channel 2 (lower priority than DMA channel 0) to read the same register of the eUSCI\_A or eUSCI\_B that DMA channel 0 is working with. Use the same USCIFG (e.g. UCA0RXIFG) as trigger source for these both DMA channels.

## DMA10

### *DMA Module*

#### Category

Functional

#### Function

DMA access may cause invalid module operation

#### Description

The peripheral modules MPY, CRC, USB, RF1A and FRAM controller in manual mode



can stall the CPU by issuing wait states while in operation. If a DMA access to the module occurs while that module is issuing a wait state, the module may exhibit undefined behavior.

**Workaround**

Ensure that DMA accesses to the affected modules occur only when the modules are not in operation. For example with the MPY module, ensure that the MPY operation is completed before triggering a DMA access to the MPY module.

**DMA14**
***DMA Module***


---

**Category**

Functional

**Function**

DMA misses trigger from asynchronous source and all subsequent transfers/triggers

**Description**

If DMA module is used in edge-triggered mode

AND

the trigger source (e.g. TimerA, TimerB, USCI or ADC10) is running with an asynchronous clock (e.g. MODOSC, VLO or external crystal clock) versus DMA clock (MCLK),

AND

the DMA trigger occurs while the CPU is in active mode, then the DMA module might miss an edge trigger and then all subsequent edge triggers.

This leads to a missing DMA transfer cycle. The DMA size address register (DMAxSZ) will note decrement, and the trigger source (corresponding module flag) is not cleared. Due to this, the expected DMA interrupt is not executed and the DMA hangs.

**Workaround**

To prevent the issue entirely, run DMA and module from the same clock source(e.g. MCLK, SMCLK with same source as MCLK, etc) to prevent asynchronous events.

To detect the issue:

Use overflow flags found in many modules (e.g. ADC10OVIFG) to detect DMA lockup

OR

Use the WDT at the system-level to detect a hang-up.

After detection, recover operation by clearing the DMA trigger source interrupt flag, clearing the data to be transferred, and re-initializing both the DMA and the module for the trigger source. If the trigger source is unknown, trigger a software BOR reset by setting the PMMSWBOR bit in the PMMCTL0 register.

**EEM19**
***EEM Module***


---

**Category**

Debug

**Function**

DMA may corrupt data in debug mode

**Description**

When the DMA is enabled and the device is in debug mode, the data written by the DMA may be corrupted when a breakpoint is hit or when the debug session is halted.

**Workaround**

This erratum has been addressed in MSPDebugStack version 3.5.0.1. It is also available in released IDE EW430 IAR version 6.30.3 and CCS version 6.1.1 or newer.

If using an earlier version of either IDE or MSPDebugStack, do not halt or use breakpoints during a DMA transfer.

---

**NOTE:** This erratum applies to debug mode only.

---

**EEM23**
***EEM Module***


---

**Category**

Debug

**Function**

EEM triggers incorrectly when modules using wait states are enabled

**Description**

When modules using wait states (USB, MPY, CRC and FRAM controller in manual mode) are enabled, the EEM may trigger incorrectly. This can lead to an incorrect profile counter value or cause issues with the EEMs data watch point, state storage, and breakpoint functionality.

**Workaround**

None.

---

**NOTE:** This erratum affects debug mode only.

---

**EEM25**
***EEM Module***


---

**Category**

Debug

**Function**

Unexpected wakeup from LPMx.5

**Description**

When the device is in LPMx.5, debugging in SBW mode can cause an unexpected wakeup from the low power mode.

**Workaround**

Use 4-wire JTAG when debugging.

---

**NOTE:** This issue only affects debug mode.

---

**EEM30**
***EEM Module***


---

**Category**

Debug

**Function**

Missed breakpoint if FRAM power supply is disabled

**Description**

The FRAM power supply can be disabled (GCCTL0.FRPWR = 0) prior to LPM entry to save power. Upon wakeup, if a breakpoint is set on an the first instruction that accesses FRAM, the breakpoint may be missed.

**Workaround**

None. This issue affects debug mode only.

**EEM31**
***EEM Module***


---

**Category**

Debug

**Function**

Breakpoint trigger may be lost when MPU is enabled

**Description**

A data value written to FRAM can be used as a trigger condition for breakpoints during a debug session. This trigger can be lost if the FRAM access is made to an address that has been write-protected by the MPU.

**Workaround**

None. This issue affects debug mode only.

<b>GC3</b>	<b>GC Module</b>
<b>Category</b>	Functional
<b>Function</b>	Error flags set incorrectly after reset or wake-up from LPM
<b>Description</b>	The error flags GCCTL1.UBDIFG and GCCTL1.CBDIFG are incorrectly set after the first power-up or wake up from LPM2/LPM3/LPM4/LPM3.5/LPM4.5. If the corresponding interrupt enable bits are set, then an erroneous interrupt can be generated.
<b>Workaround</b>	Disable the UBDIEN and CBDIEN interrupts (GCCTL0.UBDIEN=0 and GCCTL0.CBDIEN=0) prior to entering LPM2/LPM3/LPM4/LPM4.5 . After LPM exit, re-initialize the interrupt flags only after the first FRAM access has been completed.
<b>GC4</b>	<b>GC Module</b>
<b>Category</b>	Functional
<b>Function</b>	Unexpected PUC is triggered
<b>Description</b>	<p>During execution from FRAM a non-existent uncorrectable bit error can be detected and trigger a PUC if the uncorrectable bit error detection flag is set (GCCTL0.UBDRSTEN = 1). This behavior appears only if:</p> <p>(1) MCLK is sourced from DCO frequency of 16 MHz OR</p> <p>(2) MCLK is sourced by external high frequency clock above 12 MHz at pin HFXIN OR</p> <p>(3) MCLK is sourced by High-Frequency crystals (HFXT) above 12 MHz.</p> <p>This PUC will not be recognized by the SYSRSTIV register (SYSRSTIV = 0x00). A PUC RESET will be executed with not defined reset source. Also the corresponding bit error detection flag is not set (GCCTL1.UBDIFG = 0).</p>
<b>Workaround</b>	<p>1. Check the reset source for SYSRSTIV = 0 and ignore the reset. OR</p> <p>2. Set GCCTL0.UBDRSTEN = 0 to prevent unexpected PUC. OR</p> <p>3. Set the MCLK to maximum 12MHz to leverage the uncorrectable bit error PUC feature.</p>
<b>JTAG27</b>	<b>JTAG Module</b>
<b>Category</b>	Debug
<b>Function</b>	Unintentional code execution after programming via JTAG/SBW
<b>Description</b>	The device can unintentionally start executing code from uninitialized RAM addresses 0x0006 or 0x0008 after being programming via the JTAG or SBW interface. This can result in unpredictable behavior depending on the contents of the address location.
<b>Workaround</b>	<p>1. If using programming tools purchased from TI (MSP-FET, LaunchPad), update to CCS version 6.1.3 later or IAR version 6.30 or later to resolve the issue.</p> <p>2. If using the MSP-GANG Production Programmer, use v1.2.3.0 or later.</p>

3. For custom programming solutions refer to the specification on MSP430 Programming Via the JTAG Interface User's Guide (SLAU320) revision V or newer and use MSPDebugStack v3.7.0.12 or later.

For MSPDebugStack (MSP430.DLL) in CCS or IAR, download the latest version of the development environment or the latest version of the [MSPDebugStack](#)

NOTE: This only affects debug mode.

## MPY1

### **MPY32 Module**

---

#### Category

Functional

#### Function

Save and Restore feature on MPY32 not functional

#### Description

The MPY32 module uses the Save and Restore method which involves saving the multiplier state by pushing the MPY configuration/operand values to the stack before using the multiplier inside an Interrupt Service Routine (ISR) and then restoring the state by popping the configuration/operand values back to the MPY registers at the end of the ISR. However due to the erratum the Save and Restore operation fails causing the write operation to the OP2H register right after the restore operation to be ignored as it is not preceded by a write to OP2L register resulting in an invalid multiply operation.

#### Workaround

None. Disable interrupts when writing to OP2L and OP2H registers.

Note: When using the C-compiler, the interrupts are automatically disabled while using the MPY32

## PORT16

### **PORT Module**

---

#### Category

Functional

#### Function

GPIO pins are driven low during device start-up

#### Description

During device start-up, all of the GPIO pins are expected to be in the floating input state. Due to this erratum, some of the GPIO pins are driven low for the duration of boot code execution during device start-up, if an external reset event (via the RST pin) interrupted the previous boot code execution. Boot code is always executed after a BOR, and the duration of this boot code execution is approximately 500us.

For a given device family, this erratum affects only the GPIO pins that are not available in the smallest package device family member, but that are present on its larger package variants.

---

**NOTE:** This erratum does not affect the smallest package device variants in a particular device family.

---

#### Workaround

Ensure that no external reset is applied via the RST pin during boot code execution of the device, which occurs 1us after device start-up.

---

**NOTE:** System application needs to account for this erratum in to ensure there is no increased current draw by the external components or damage to the external components in the system during device start-up.

---

## PORT19

### **PORT Module**

---

<b>Category</b>	Functional
<b>Function</b>	Port interrupt may be missed on entry to LPMx.5
<b>Description</b>	If a port interrupt occurs within a small timing window (~1MCLK cycle) of the device entry into LPM3.5 or LPM4.5, it is possible that the interrupt is lost. Hence this interrupt will not trigger a wakeup from LPMx.5.
<b>Workaround</b>	None

---

**PORT26**      ***PORT Module***


---

<b>Category</b>	Functional
<b>Function</b>	Incorrect values for P1.3 / P1.4 input pins during power-up
<b>Description</b>	If P1.3/P1.4 is pulled up externally to DVCC during power-up the logical HIGH value might not be read correct by the device (ZERO is read instead of ONE).
<b>Workaround</b>	<p>1) Switch the P1.3/P1.4 Port to logical ZERO after power cycle by:</p> <p>a) Switch critical GPIO to output-low (with series resistance to limit current) or</p> <p>b) Remove external pull up connection to pull GPIO via internal pull-down</p> <p>OR</p> <p>2) Use different GPIOs (not P1.3 &amp; P1.4)</p> <p>OR</p> <p>3) Change the polarity of the logical check in SW (enable internal pull-up resistor for the GPIO and pull the external pin to DVSS)</p>

---

**RTC14**      ***RTC\_B Module***


---

<b>Category</b>	Functional
<b>Function</b>	Polling RTC interrupts may result in a lost interrupt flag
<b>Description</b>	Polling any RTC interrupt flag mapped to the RTCIV register may result in a missed interrupt if the flags are modified while being read.
<b>Workaround</b>	Using an interrupt service routine to service flags mapped to the RTCIV register significantly reduces the probability of the issue occurring.

---

**TA23**      ***TIMER\_A Module***


---

<b>Category</b>	Functional
<b>Function</b>	Polling timer interrupts may result in a lost interrupt flag
<b>Description</b>	Polling any Timer interrupt flag may result in a missed interrupt if the flags are modified while being read.
<b>Workaround</b>	Using an interrupt service routine to service timer interrupt flags significantly reduces the probability of the issue occurring.

---

**USCI36**      ***eUSCI Module***


---

<b>Category</b>	Functional
-----------------	------------

<b>Function</b>	UCLKI not usable in I2C master mode
<b>Description</b>	When EUSCIB is configured as I2C Master with the external UCLKI as clock source, the UCLKI signal is not available and cannot be used to source I2C clock.
<b>Workaround</b>	Use LFXTCLK via ACLK or HFXTCLK via SMCLK as clock source (BRCLK) for I2C in master mode with external clock source.

### **USCI37** *eUSCI Module*

---

<b>Category</b>	Functional
<b>Function</b>	Reading RXBUF during an active I2C communication might result in unintended bus stalls.
<b>Description</b>	The falling edge of SCL bus line is used to set an internal RXBUF-written flag register, which is used to detect a potential RXBUF overflow. If this flag is cleared with a read access from the RXBUF register during a falling edge of SCL, the clear condition might be missed. This could result in an I2C bus stall at the next received byte.
<b>Workaround</b>	(1) Execute two consecutive reads of RXBUF, if $t_{SCL} > 4 \times t_{MCLK}$ . or (2) Provoke an I2C bus stall before reading RXBUF. A bus stall can be verified by checking if the clock line low status indicator bit UCSCLOW is set for at least three USCI bit clock cycles i.e. $3 \times t_{BitClock}$ .

### **USCI41** *eUSCI Module*

---

<b>Category</b>	Functional
<b>Function</b>	UCBUSY bit of eUSCIA module might not work reliable when device is in SPI mode.
<b>Description</b>	When eUSCIA is configured in SPI mode, the UCBUSY bit might get stuck to 1 or start toggling after transmission is completed. This happens in all four combinations of Clock Phase and Clock Polarity options (UCAxCTLW0.UCCKPH & UCAxCTLW0.UCCKPL bits) as well as in Master and Slave mode. There is no data loss or corruption. However the UCBUSY cannot be used in its intended function to check if transmission is completed. Because the UCBUSY bit is stuck to 1 or toggles, the clock request stays enabled and this adds additional current consumption in low power mode operation.
<b>Workaround</b>	For correct functional implementation check on transmit or receive interrupt flag UCTXIFG/UCRXIFG instead of UCBUSY to know if the UCAxTXBUF buffer is empty or ready for the next complete character.  To reduce the additional current it is recommended to either reset the SPI module (UCAxCTLW0.UCSWRST) in the UCBxCTLW0 or send a dummy byte 0x00 after the intended SPI transmission is completed.

### **USCI42** *eUSCI Module*

---

<b>Category</b>	Functional
<b>Function</b>	UART asserts UCTXCPITIFG after each byte in multi-byte transmission
<b>Description</b>	UCTXCPTIFG flag is triggered at the last stop bit of every UART byte transmission, independently of an empty buffer, when transmitting multiple byte sequences via UART. The erroneous UART behavior occurs with and without DMA transfer.

**Workaround**

None.

**USCI44**
***eUSCI Module***


---

**Category**

Functional

**Function**

Differing clock sources may cause UART communication failure

**Description**

When using the USCI\_A UART module with differing clock sources for the system clock (MCLK) and the UART source clock (BRCLK), any read or write of the UCAXIFG, UCAXCTLW0, UCAXSTATW, UCAXRXBUF, UCAXTXBUF, UCAXABCTL & UCAXIV registers, while the UCATXIFG or UCARXIFG flag is being set by a UART event could unintentionally clear the UCATXIFG or UCARXIFG. This may result in the UART communication being stalled.

**Workaround**

Workaround 1: Use synchronous clocks to source BRCLK and MCLK. Note that the clock frequencies need not be identical and dividers may be used as long as they are using the same clock source.

Workaround 2: Avoid polling UCAXTXIFG and UCAXRXIFG. Using the standard interrupt service routine to service the interrupt flag significantly reduces access to the USCI registers & hence reduces the probability of this errata occurring.

Also, limit all accesses of the UCAXCTLW0, UCAXSTATW, UCAXRXBUF, UCAXTXBUF, UCAXABCTL, UCAXIFG, & UCAXIV registers while transmit or receive operation is ongoing (and UCAXRXIFG or UCAXTXIFG is expected to be set) as this can further reduce the probability of this errata occurring.

**USCI47**
***eUSCI Module***


---

**Category**

Functional

**Function**

eUSCI SPI slave with clock phase UCCKPH = 1

**Description**

The eUSCI SPI operates incorrectly under the following conditions:

1. The eUSCI\_A or eUSCI\_B module is configured as a SPI slave with clock phase mode UCCKPH = 1

AND

2. The SPI clock pin is not at the appropriate idle level (low for UCCKPL = 0, high for UCCKPL = 1) when the UCSWRST bit in the UCxxCTLW0 register is cleared.

If both of the above conditions are satisfied, then the following will occur:

eUSCI\_A: the SPI will not be able to receive a byte (UCAXRXBUF will not be filled and UCRXIFG will not be set) and SPI slave output data will be wrong (first bit will be missed and data will be shifted).

eUSCI\_B: the SPI receives data correctly but the SPI slave output data will be wrong (first byte will be duplicated or replaced by second byte).

**Workaround**

Use clock phase mode UCCKPH = 0 for MSP SPI slave if allowed by the application.

OR

The SPI master must set the clock pin at the appropriate idle level (low for UCCKPL = 0, high for UCCKPL = 1) before SPI slave is reset (UCSWRST bit is cleared).

OR

For eUSCI\_A: to detect communication failure condition where UCRXIFG is not set, check both UCRXIFG and UCTXIFG. If UCTXIFG is set twice but UCRXIFG is not set,

reset the MSP SPI slave by setting and then clearing the UCSWRST bit, and inform the SPI master to resend the data.

## **USCI50**

### ***eUSCI Module***

---

**Category**

Functional

**Function**

Data may not be transmitted correctly from the eUSCI when operating in SPI 4-pin master mode with UCSTEM = 0

**Description**

When the eUSCI is used in SPI 4-pin master mode with UCSTEM = 0 (STE pin used as an input to prevent conflicts with other SPI masters), data that is moved into UCxTXBUF while the UCxSTE input is in the inactive state may not be transmitted correctly. If the eUSCI is used with UCSTEM = 1 (STE pin used to output an enable signal), data is transmitted correctly.

**Workaround**

When using the STE pin in conflict prevention mode (UCSTEM = 0), only move data into UCxTXBUF when UCxSTE is in the active state. If an active transfer is aborted by UCxSTE transitioning to the master-inactive state, the data must be rewritten into UCxTXBUF to be transferred when UCxSTE transitions back to the master-active state.

## **WDG6**

### ***WDT\_A Module***

---

**Category**

Functional

**Function**

Clock Fail-Safe feature in LPMx.5

**Description**

The watchdog clock fail-safe feature does not prevent the device from going into LPMx.5. As a result, the device enters LPMx.5 state independently of running the watchdog. Note that the watchdog is off in LPMx.5.

**Workaround**

None.

## **XOSC13**

### ***XOSC Module***

---

**Category**

Functional

**Function**

XT1 in bypass mode does not work with RTC enabled

**Description**

When the RTC module is enabled and XT1 is configured in bypass mode to be sourced by an external digital signal, the XT1OFFG flag is set indefinitely, resulting in ACLK defaulting its clock source to VLO instead of XT1.

**Workaround**

Do not use RTC module with XT1 in bypass mode with external digital clock source.



## 8 Document Revision History

Changes from family erratasheet to device specific erratasheet.

1. Revision F was removed
2. Revision G was removed

Changes from device specific erratasheet to document Revision A.

1. Errata PORT19 was added to the errata documentation.
2. Module name for MPY1 was modified.
3. Errata DMA9 was added to the errata documentation.

Changes from document Revision A to Revision B.

1. Errata XOSC13 was added to the errata documentation.

Changes from document Revision B to Revision C.

1. Errata DMA10 was added to the errata documentation.

Changes from document Revision C to Revision D.

1. DMA10 Description was updated.
2. DMA10 Function was updated.

Changes from document Revision D to Revision E.

1. DMA10 Description was updated.
2. Errata WDG6 was added to the errata documentation.
3. MPY1 Description was updated.
4. Errata EEM23 was added to the errata documentation.

Changes from document Revision E to Revision F.

1. DMA9 Description was updated.
2. DMA9 Workaround was updated.
3. Device TLV Hardware Revision information added to erratasheet.

Changes from document Revision F to Revision G.

1. Errata USCI37 was added to the errata documentation.

Changes from document Revision G to Revision H.

1. EEM19 Workaround was updated.
2. PORT16 Workaround was updated.
3. EEM23 Workaround was updated.
4. EEM23 Description was updated.
5. Errata USCI36 was added to the errata documentation.
6. PORT16 Description was updated.
7. EEM19 Description was updated.

Changes from document Revision H to Revision I.

1. DMA10 Workaround was updated.
2. Errata EEM25 was added to the errata documentation.
3. DMA10 Description was updated.
4. DMA10 Function was updated.

Changes from document Revision I to Revision J.

1. CPU40 Workaround was updated.
2. EEM19 Workaround was updated.
3. Package Markings section was updated.
4. EEM23 Workaround was updated.

5. EEM23 Description was updated.
6. EEM23 Function was updated.
7. EEM19 Description was updated.

Changes from document Revision J to Revision K.

1. Errata DMA7 was added to the errata documentation.
2. DMA9 Description was updated.
3. Errata PORT26 was added to the errata documentation.
4. DMA9 Workaround was updated.

Changes from document Revision K to Revision L.

1. Silicon Revision J was added to the errata documentation.
2. DMA7 Workaround was updated.
3. EEM23 Description was updated.
4. DMA7 Description was updated.

Changes from document Revision L to Revision M.

1. DMA9 Workaround was updated.

Changes from document Revision M to Revision N.

1. Errata USCI41 was added to the errata documentation.

Changes from document Revision N to Revision O.

1. USCI37 Workaround was updated.

Changes from document Revision O to Revision P.

1. EEM19 Workaround was updated.

Changes from document Revision P to Revision Q.

1. Errata CS12 was added to the errata documentation.
2. Errata GC3 was added to the errata documentation.
3. Errata USCI42 was added to the errata documentation.
4. Errata EEM30 was added to the errata documentation.
5. Errata EEM31 was added to the errata documentation.
6. Errata JTAG27 was added to the errata documentation.
7. Errata COMP10 was added to the errata documentation.

Changes from document Revision Q to Revision R.

1. Errata CPU46 was added to the errata documentation.

Changes from document Revision R to Revision S.

1. TA23 was added to the errata documentation.
2. RTC14 was added to the errata documentation.
3. CPU21 was added to the errata documentation.
4. CPU22 was added to the errata documentation.
5. USCI44 was added to the errata documentation.
6. COMP11 was added to the errata documentation.
7. Workaround for CPU40 was updated.
8. Workaround for CPU46 was updated.
9. Description for USCI41 was updated.

Changes from document Revision S to Revision T.

1. TLV hardware revision ID for Rev J was updated.
2. Workaround for CPU46 was updated.

Changes from document Revision T to Revision U.

1. USCI47 was added to the errata documentation.

Changes from document Revision U to Revision V.

1. DMA14 was added to the errata documentation.

Changes from document Revision V to Revision W.

1. Function for USCI47 was updated.
2. Description for USCI47 was updated.
3. Workaround for USCI47 was updated.

Changes from document Revision W to Revision X.

1. Workaround for USCI47 was updated.

Changes from document Revision X to Revision Y.

1. Description for USCI44 was updated.
2. Workaround for USCI44 was updated.

Changes from document Revision Y to Revision Z.

1. USCI50 was added to the errata documentation.

Changes from document Revision Z to Revision AA.

1. Erratasheet format update.
2. Added errata category field to "Detailed bug description" section

Changes from document Revision AA to Revision AB.

1. Workaround for CPU40 was updated.

Changes from document Revision AB to Revision AC.

1. GC4 was added to the errata documentation.

Changes from document Revision AC to Revision AD.

1. CPU47 was added to the errata documentation.

Changes from document Revision AD to Revision AE.

1. Function for USCI41 was updated.
2. Description for USCI41 was updated.
3. Workaround for USCI41 was updated.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated