ABSTRACT

This document describes the known exceptions to the functional specifications (advisories). This document may also contain usage notes. Usage notes describe situations where the device’s behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness.

Table of Contents

1 Modules Affected.................................................................................................................................................. 2
2 Nomenclature, Package Symbolization, and Revision Identification...................................................................... 3
3 Silicon Revision 1.0 Usage Notes and Advisories............................................................................................... 5
Trademarks................................................................................................................................................................... 11
Revision History.......................................................................................................................................................... 12
1 Modules Affected

Table 1-1 shows the module(s) that are affected by each usage note.

<table>
<thead>
<tr>
<th>MODULE</th>
<th>USAGE NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td></td>
</tr>
</tbody>
</table>

Table 1-2 shows the module(s) that are affected by each advisory.

<table>
<thead>
<tr>
<th>MODULE</th>
<th>ADVISORY</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECC AGGR</td>
<td>i2158 — DDR: Controller hangs if data traffic is sent to DRAM after BIST execution</td>
</tr>
<tr>
<td></td>
<td>i2160 — DDR: Valid VRef Range Must be Defined During LPDDR4 Command Bus Training</td>
</tr>
<tr>
<td></td>
<td>i2166 — DDR: Entry and exit to/from Deep Sleep low-power state can cause PHY internal clock misalignment</td>
</tr>
<tr>
<td></td>
<td>i2049 — ECC AGGR: Potential IP Clockstop/reset sequence hang due to pending ECC Aggregator interrupts</td>
</tr>
<tr>
<td>I3C</td>
<td>i2197 — I3C: Slave mode is not supported</td>
</tr>
<tr>
<td>OSPI</td>
<td>i2189 — OSPI: Controller PHY Tuning Algorithm</td>
</tr>
<tr>
<td>R5FSS</td>
<td>i2161 — R5FSS: Debugger cannot access VIM module while it is active</td>
</tr>
<tr>
<td>RAT</td>
<td>i2062 — RAT: Error Interrupt Triggered Even When Error Logging Disable Is Set</td>
</tr>
<tr>
<td>STOG</td>
<td>i2126 — STOG: Error miscounting when there are two concurrent timeouts or two concurrent unexpected responses</td>
</tr>
<tr>
<td>UDMAP</td>
<td>i2163 — UDMAP: UDMA transfers with ICNTs and/or src/dst addr NOT aligned to 64B fail when used in &quot;event trigger&quot; mode</td>
</tr>
</tbody>
</table>
2 Nomenclature, Package Symbolization, and Revision Identification

2.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, DRA821). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

X  Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

P  Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null  Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX  Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS  Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

For additional information how to read the complete device name for any DRA821 device, see the specific-device Datasheet (SRPSP57).

2.2 Devices Supported

This document supports the following devices:

- DRA821

Reference documents for the supported devices are:

- Jacinto™ DRA821 Automotive Processors Datasheet (SRPSP57)
2.3 Package Symbolization and Revision Identification

Figure 2-1 shows an example of package symbolization.

Table 2-1 lists the device revision codes.

<table>
<thead>
<tr>
<th>DEVICE REVISION CODE</th>
<th>SILICON REVISION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A or BLANK</td>
<td>1.0</td>
<td></td>
</tr>
</tbody>
</table>
3 Silicon Revision 1.0 Usage Notes and Advisories

This section lists the usage notes and advisories for this silicon revision.

3.1 Silicon Revision 1.0 Usage Notes

No known usage notes for this silicon revision.

3.2 Silicon Revision 1.0 Advisories

**i2049  
ECC_AGG: Potential IP Clockstop/Reset Sequence Hang due to Pending ECC Aggregator Interrupts**

**Details:**

The ECC Aggregator module is used to aggregate safety error occurrences (which are rare) and generate interrupts to notify software. The ECC Aggregator provides software control over the enabling/disabling and clearing of safety errors interrupts.

When software is performing a clockstop/reset sequence on an IP, the sequence can potentially not complete because the IP’s associated ECC Aggregator instance is not idle. The ECC Aggregator idle status is dependent upon any pending safety error interrupts either enabled or disabled, which have not been cleared by software. As a result, the IP’s clockstop/reset sequence may never complete (hang) if there are any pending safety errors interrupts that remain uncleared.

**Workaround(s):**

**General Note:**

Clockstopping the ECC Aggregator is not supported in functional safety use-cases.

Software should use the following workaround for non-functional safety use-cases:

1. Enable all ECC Aggregator interrupts for the IP
2. Service and clear all Pending interrupts
3. Step 3:
   a. Disable all interrupt sources to the ECC Aggregator, followed by performing Clockstop/reset sequence.
   b. Perform Clockstop/reset sequence, while continuing to service/clear pending interrupts.

Due to interrupts being external stimuli, software has two options for step 3:

1. Disable all interrupt sources (EDC CTRL checkers) that can generate pending ECC_AGGR interrupts prior to performing the clockstop/reset sequence
2. Continue to service/clear pending interrupts that occur while performing the clkstop/reset sequence. The sequence would proceed when all interrupts are cleared.

Software in general may need to detect pending interrupts that continuously fire during this entire sequence (ex. in the case of a stuck-at fault scenario), and disable their associated EDC CTRL safety checkers to allow the clockstop/reset sequence to progress towards completion.
**STOG: Error miscounting when there are two concurrent timeouts or two concurrent unexpected responses**

**Details:**
When there is a read command and write command that timeout in the same cycle, the timeout counter will only increment by 1 instead of 2 in this situation. Likewise, if an unexpected read response and an unexpected write response both arrive in the same cycle, the unexpected response counter will only increment by 1 instead of 2.

**Workaround(s):**
The error counters are primarily supplemental information for software debug. Only one timeout error command/transaction info is recorded. The counters saturate at a count of 3, so the software should primarily focus on the error counter value being non-zero vs the exact counter value. The same approach should be applied to the unexpected response counter. Note: unexpected responses are dropped by the flush gasket.

**DDR: Controller Hangs if Data Traffic is Sent to DRAM After BIST Execution**

**Details:**
The DDR controller has a Built In Self Test (BIST) feature that can be used to test the DDR interface to external DRAM. After completion of BIST, the controller will not process/execute any commands to the DRAM until it is reset.

**Workaround(s):**
The controller must be reset after completion of BIST and before using the DDR interface to access the DRAM address space.

**DDR: Valid VRef Range Must be Defined During LPDDR4 Command Bus Training**

**Details:**
The DDR PHY updates VREF(ca) for the command/address bus during LPDDR4 Command Bus Training (CBT). If VREF(ca) search range is set to invalid values such as no working settings can be found during CBT, the training process could fail or hang.

**Workaround(s):**
Set the following fields to known valid working values before enabling CBT.

For frequency set 0:
- DDRSS_PI_199[6-0] PI_CALVL_VREF_INITIAL_START_POINT_F0
- DDRSS_PI_199[14-8] PI_CALVL_VREF_INITIAL_STOP_POINT_F0

For frequency set 1:
- DDRSS_PI_199[22-16] PI_CALVL_VREF_INITIAL_START_POINT_F1
- DDRSS_PI_199[30-24] PI_CALVL_VREF_INITIAL_STOP_POINT_F1

For frequency set 2:
- DDRSS_PI_200[6-0] PI_CALVL_VREF_INITIAL_START_POINT_F2
- DDRSS_PI_200[14-8] PI_CALVL_VREF_INITIAL_STOP_POINT_F2

Recommendation is to use the nominal VRef value (based on the device programming of VDDQ/3 or VDDQ/2.5 along with the drive/termination settings used) +/- 4%.

**RAT: Error Interrupt Triggered Even When Error Logging Disable Is Set**

**Details:**
If the RAT error logging is programmed to disable logging and enable interrupts, then an error will incorrectly trigger an interrupt but the error log registers will correctly not be updated. The error interrupt should not have been generated.

**Workaround(s):**
If the RAT error logging is disabled, then the error interrupt should also be disabled by software.

**R5FSS: Debugger Cannot Access VIM Module While It Is Active**

**Details:**
This issue impacts the Vectored Interrupt Module (VIM) inside R5FSS. There are registers inside VIM which change the state of the IP when they are read (such as VIM_IRQVEC). The expected behavior is that only functional reads should cause the state change.
Debug reads (generated by TI debug tools such as CCS) to these registers should leave the state as it is. An issue exists currently where VIM treats debug register reads in the same way as functional register reads. This can cause a debug operation (such as opening a VIM register memory window in CCS) to inadvertently change the state of the VIM IP, making debug ineffective.

**Workaround(s):** There is no work-around for this issue. The user should avoid accessing VIM registers while debugging.
**UDMAP: UDMA transfers with ICNTs and/or src/dst addr NOT aligned to 64B fail when used in "event trigger" mode**

**Details:**

For DSP algorithm processing on C6x/C7x, the software often uses UDMA in NavSS or DRU in MSMC. In many cases, UDMA is used instead of DRU, because DRU channels are reserved in many use-cases for C7x/MMA deep learning operations. In a typical DSP algorithm processing, data is DMA'ed block by block to L2 memory for DSP, and DSP operates on the data in L2 memory instead of operating from DDR (through the cache). The typical DMA setup and event trigger for this operation is as below; this is referred to as "2D trigger and wait" in the following example.

For each "frame":

1. Setup a TR typically 3 or 4 dimension TR.
   a. Set TYPE = 4D_BLOCK_MOVE_REPACKING_INDUCTION
   b. Set EVENT_SIZE = ICNT2_DEC
   c. Set TRIGGER0 = GLOBAL0
   d. Set TRIGGER0_TYPE = ICNT2_DEC
   e. Set TRIGGER1 = NONE
   f. ICNT0 x ICNT1 is block width x block height
   g. ICNT2 = number of blocks
   h. ICNT3 = 1
   i. src addr = DDR
   j. dst addr = C6x L2 memory
2. Submit this TR
   a. This TR starts a transfer on GLOBAL TRIGGER0 and transfers ICNT0xICNT1 bytes, then raises an event
3. For each block do the following:
   a. Trigger DMA by setting GLOBAL TRIGGER0
   b. Wait for the event that indicates that the block is transferred
   c. Do DSP processing

This sequence is a simplified sequence; in the actual algorithm, there can be multiple channels doing DDR to L2 or L2 DDR transfer in a "ping-pong" manner, such that DSP processing and DMA runs in parallel. The event itself is programmed appropriately at the channel OES registers, and the event status check is done using a free bit in IA for UDMA.

When the following conditions occur, the event in step 3.2 is not received for the first trigger:

- Condition 1: ICNT0xICT1 is NOT a multiple of 64.
- Condition 2: src or dst is NOT a multiple of 64.
- Condition 3: ICNT0xICT1 is NOT a multiple of 64 and src/dst address not a multiple of 64

Multiple of 16B or 32B for ICNT0xICNT1 and src/dst addr also has the same issue, where the event is not received. Only alignment of 64B makes it work.

Conditions in which it works:

- If ICNT0xICNT1 is made a multiple of 64 and src/dst address a multiple of 64, the test case passes.
- If DRU is used instead of UDMA, then the test passes. You must submit the TR to DRU through the UDMA DRU external channel. With DRU and with ICNTs and src/dst addr unaligned, the user can trigger and get events as expected when TR is programmed such that the number of events and number of triggers in a frame is 1, i.e ICNT2 = 1 in above case or EVENT_SIZE = COMPLETION and trigger is NONE.
the completion event occurs as expected. This is not feasible to be used by the use-cases in question.

Above is an example for "2D trigger and wait", the same constraint applies for "1D trigger and wait" and "3D trigger and wait":

- For "1D trigger and wait", ICNT0 MUST be multiple of 64
- For "3D trigger and wait", ICNT0xICNT1xICNT2 MUST be multiple of 64

**Workaround(s):**
Set the EOL flag in TR for UDMAP as shown in following example:

- **1D trigger and wait**
  - TR.FLAGS |= CSL_FMK(UDMAP_TR_FLAGS_EOL, CSL_UDMAP_TR_FLAGS_EOL_ICNT0);

- **2D trigger and wait**
  - TR.FLAGS |= CSL_FMK(UDMAP_TR_FLAGS_EOL, CSL_UDMAP_TR_FLAGS_EOL_ICNT0_ICNT1);

- **3D trigger and wait**
  - TR.FLAGS |= CSL_FMK(UDMAP_TR_FLAGS_EOL, CSL_UDMAP_TR_FLAGS_EOL_ICNT0_ICNT1_ICNT2);

There is no performance impact due to this workaround.

---

### i2166

**DDR: Entry and exit to/from Deep Sleep low-power state can cause PHY internal clock misalignment**

**Details:**
When DDR PHY enters the Deep Sleep low-power state, there is a delay before the PHY PLL is disabled and gated off. If exit from Deep Sleep occurs before the PHY PLL is disabled, the PHY internal clocks can get misaligned with respect to each other, resulting in timing failures inside the PHY.

**Workaround(s):**
- If using software-initiated low-power mode by writing to LP_CMD in the DENALI_CTL_132 register, ensure that when entry into low-power mode has been acknowledged, wait for a minimum of 160 DDR clock cycles before requesting an exit from low-power mode. Another option is to use the following workaround.
- If using PSC to disable the DDR interface, ensure that after disabling of DDR interface has been acknowledged, wait for a minimum of 160 DDR clock cycles before sending a request to enable it. Another option is to use the following workaround.
- If using the controller’s automatic mechanism for low power entry/exit using LP_AUTO_ENTRY_EN in the DENALI_CTL_141 register, use the following workaround.

  **Workaround:** Ensure that DDR PHY does not enter Deep Sleep low-power state.

  This can be ensured by programming the value of PHY_LP_WAKEUP[3:0] in the DENALI_PHY_1318 register is greater than the values of all the following thresholds in DDR controller registers.

  - LPI_CTRL_IDLE_WAKEUP_FN, LPI_PD_WAKEUP_FN,
  - LPI_SR_SHORT_WAKEUP_FN, LPI_SR_LONG_WAKEUP_FN,
  - LPI_SR_PD_SHORT_WAKEUP_FN, LPI_SR_PD_LONG_WAKEUP_FN,
  - LPI_SR_LONG_MCCLK_GATE_WAKEUP_FN,
  - LPI_SR_PD_LONG_MCCLK_GATE_WAKEUP_FN, and LPI_TIMER_WAKEUP_FN

  where FN = F0, F1, and F2 for different frequency set points.

---

### i2189

**OSPI: Controller PHY Tuning Algorithm**
Details:
The OSPI controller uses a DQS signal to sample data when the PHY Module is enabled. However, there is an issue in the module which requires that this sample must occur within a window defined by the internal clock. Read operations are subject to external delays, which change with temperature. In order to guarantee valid reads at any temperature, a special tuning algorithm must be implemented which selects the most robust TX, RX, and Read Delay values.

Workaround(s):
The workaround for this bug is described in detail in the application note spract2 (link: https://www.ti.com/lit/spract2). To sample data under some PVT conditions, it is necessary to increment the Read Delay field to shift the internal clock sampling window. This allows sampling of the data anywhere within the data eye. However, this has these side effects:
1. PHY Pipeline mode must be enabled for all read operations. Because PHY Pipeline mode must be disabled for writes, reads and writes must be handled separately.
2. Hardware polling of the busy bit is broken when the workaround is in place, so SW polling must be used instead. Writes must occur through DMA accesses, within page boundaries, to prevent interruption from either the host or the flash device. Software must poll the busy bit between page writes. Alternatively, writes can be performed in non-PHY mode with hardware polling enabled.
3. STIG reads must be padded with extra bytes, and the received data must be right-shifted.

i2197

I3C: Slave mode is not supported

Details:
I3C Slave mode is not available. Only Master role on a single-master bus should be used.

Workaround(s):
None. Only Master role on a single-master bus should be used.
Trademarks
All trademarks are the property of their respective owners.
## Revision History

<table>
<thead>
<tr>
<th>DATE</th>
<th>REVISION</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>September 2020</td>
<td>*</td>
<td>Initial version</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated