Functional Safety Information LDC3114-Q1 Functional Safety FIT Rate, FMD and Pin FMA

TEXAS INSTRUMENTS

Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	

Trademarks


All trademarks are the property of their respective owners.

1 Overview

This document contains information for LDC3114-Q1 (TSSOP-16 package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- · Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.



Copyright © 2020, Texas Instruments Incorporated

Figure 1-1. Functional Block Diagram

LDC3114-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

ADVANCE INFORMATION for preproduction products; subject to change without notice.

Texas

STRUMENTS

www.ti.com



2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for LDC3114-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	11
Die FIT Rate	2
Package FIT Rate	9

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 5.4 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog / mixed	60 FIT	70°C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for LDC3114-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Die Failure Modes	Failure Mode Distribution (%)			
Sensor oscillator fails to start	15%			
Sensor oscillation is distorted	10%			
I ² C communication errors	25%			
Digital output (OUTx) errors	25%			
Low power / normal mode not functioning	25%			

Table 3-1. Die Failure Modes and Distribution

The FMD in Table 3-1 excludes short circuit faults across the isolation barrier. Faults for short circuit across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

- 1. The signal isolation component is OVC III according to IEC 61800-5-1. If a SELV/PELV power supply is used, pollution degree 2/OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
- 2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the LDC3114-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Class	Failure Effects	
A	Potential device damage that affects functionality	
В	No device damage, but loss of functionality	
C	No device damage, but performance degradation	
D	No device damage, no impact to functionality or performance	

Table 4-1. TI Classification of Failure Effects

Figure 4-1 shows the LDC3114-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the LDC3114-Q1 data sheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

· Device is powered within published absolute maximum operating conditions.

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
СОМ	1	COM is grounded without a bypass capacitor. Will cause an error in sensor input and unpredictable LC sensor behavior	В
GND	2	Normal operation	D
LPWRB	3	Device stuck in Low Power Mode	В
VDD	4	Power supply shorted to ground	В
INTB	5	INTB is stuck low	В
IN3	6	No LC sensor input	В
IN2	7	No LC sensor input	В

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground (continued)

Pin Name	Pin No.	Description of Potential Failure Effect(s)	
IN1	8	No LC sensor input	В
INO	9	No LC sensor input	В
GND	10	Normal operation	D
OUT3	11	May result in output status error	В
OUT2	12	May result in output status error	В
OUT1	13	May result in output status error	В
SDA	14	SDA will be stuck low. I ² C read/write will be non-functional	В
OUT0	15	May result in output status error	В
SCL	16	SCL will be stuck low. I ² C read/write will be non-functional	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
СОМ	1	No common return path for LC resonator sensors	В
GND	2	No power supply to device	В
LPWRB	3	Failure to set functional mode	В
VDD	4	No power supply to device	В
INTB	5	INTB does not assert for button presses or error conditions	В
IN3	6	No LC sensor input	В
IN2	7	No LC sensor input	В
IN1	8	No LC sensor input	В
INO	9	No LC sensor input	В
GND	10	No power supply to device	В
OUT3	11	Output is not connected to a load. May result in output status error	В
OUT2	12	Output is not connected to a load. May result in output status error	В
OUT1	13	Output is not connected to a load. May result in output status error	В
SDA	14	I ² C read/write will be non-functional	В
OUT0	15	Output is not connected to a load. May result in output status error.	В
SCL	16	I ² C read/write will be non-functional	В

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
СОМ	1	GND	COM is grounded without a bypass capacitor. Will cause an error in sensor input and unpredictable LC sensor behavior	В
GND	2	LPWRB	Device stuck in Low Power Mode	В
LPWRB	3	VDD	Device stuck in Normal Power Mode	В
VDD	4	INTB	INTB stuck high; loss of INTB functionality	В
INTB	5	IN3	Loss of INTB functionality and error in sensor input	В
IN3	6	IN2	Error in LC sensor input	В

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
IN2	7	IN1	Error in LC sensor input	В
IN1	8	IN0	Error in LC sensor input	В
IN0	9	GND	No LC sensor input	В
GND	10	OUT3	May result in output status error	В
OUT3	11	OUT2	May result in output status error	В
OUT2	12	OUT1	May result in output status error	В
OUT1	13	SDA	May result in output status error	В
SDA	14	OUT0	I ² C read/write will be non-functional	В
OUT0	15	SCL	May result in output status error and I ² C read/write will be non-functional	В
SCL	16	СОМ	I ² C read/write will be non-functional	В

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Table 4-5. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
СОМ	1	Will cause unpredictable LC sensor behavior	В
GND	2	Power supply shorted to ground	В
LPWRB	3	Device stuck in Normal Power Mode	В
VDD	4	Normal operation	D
INTB	5	Loss of INTB functionality	В
IN3	6	No LC sensor input	В
IN2	7	No LC sensor input	В
IN1	8	No LC sensor input	В
IN0	9	No LC sensor input	В
GND	10	Power supply shorted to ground	В
OUT3	11	Error in logic output	В
OUT2	12	Error in logic output	В
OUT1	13	Error in logic output	В
SDA	14	I ² C read/write will be non-functional	В
OUT0	15	Error in logic output	В
SCL	16	I ² C read/write will be non-functional	В

7

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated