Functional Safety Information TPS4H160-Q1 Functional Safety FIT Rate, FMD and Pin FMA

TEXAS INSTRUMENTS

Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	3
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
5 Revision History	

Trademarks

All trademarks are the property of their respective owners.

1

2

1 Overview

This document contains information for TPS4H160-Q1 (HTSSOP package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.

VS Internal LDO Temperature Sensor Output Internal Reference Clamp Auxiliary Charge Pump Gate Driver and Charge Pump INx OUT1 Protection Oscillator and OUT2 Diagnostics THER OUT3 CS Current-Sense OUT4 Current Sense Mux SEH ESD Protection SEL Current Limit CL Current Limit Reference FAULT 2 DIAG_EN GND Diagnosis STx Temperature 4 OTP Sensor

Figure 1-1. Functional Block Diagram

TPS4H160-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.





2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for TPS4H160-Q1 based on an industry-wide used reliability standard:

• Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	25
Die FIT Rate	6
Package FIT Rate	19

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 500 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TPS4H160-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Die Failure Modes	Failure Mode Distribution (%)
OUT1,2,3,4 open (HiZ)	20%
OUT1,2,3,4 stuck on (VS)	10%
OUT1,2,3,4 not in specification voltage or timing	45%
Diagnostics not in specification	10%
Protection functions fails to trip	10%
Pin to pin short any two pins	5%

Table 3-1. Die Failure Modes and Distribution



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the TPS4H160-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:


- Pin short-circuited to Ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to VS (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Class	Failure Effects			
A	Potential device damage that affects functionality			
В	No device damage, but loss of functionality			
С	No device damage, but performance degradation			
D	No device damage, no impact to functionality or performance			


Table 4-1. TI Classification of Failure Effects

Figure 4-1 shows the TPS4H160-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the TPS4H160-Q1 data sheet.











Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

• Follows data sheet recommendation for operating conditions, external components selection and PCB layout.

Pin Name	Pin No.	Description of Potential Failure Effect(s)	
GND	1, 12	Resistor/diode network will be bypassed if present.	В
NC	2, 19, 24	No effect.	D
INx	3, 4, 5, 6	Shutdown of corresponding channel.	В
STx	7, 8, 9, 10	Version A only. Status being reported may be erroneous.	В
SEH	7	ersion B only. If DIAG_EN is high then only channel 3 or 4's (depending on SEL) sense current utput will be on SNS pin.	
SEL	8	/ersion B only. If DIAG_EN is high then only channel 1 or 2's (depending on SEH) sense current output will be on SNS pin.	
FAULT	9	Version B only. Status being reported may be erroneous.	
CS	10	Version B only. Sense current not valid from CS pin.	В
CL	11	Device will default to internal current limit.	
THER	13	Device will default to "auto-retry" mode when encountering thermal fault.	
DIAG_EN	14	Diagnostics will be disabled.	В

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

6

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
OUTx	15,16,17, 18, 25, 26, 27, 28	Current limit of device will engage.	В
VS	20, 21, 22, 23	Device will have no input supply and therefore not function.	В

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground (continued)

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	
GND	1, 12	Loss of ground detection engages and device shuts off.	В
NC	2, 19, 24	No effect.	D
INx	3, 4, 5, 6	Corresponding channel will be shutdown and INx will be pulled down internally.	В
STx	7, 8, 9, 10	Version A only. STx pin cannot pull high and diagnostics cannot be reported.	В
SEH	7	Version B only. Pulled low internally, however wrong SNS current potentially reported on CS if DIAG_EN is high.	В
SEL	8	ersion B only. If DIAG_EN is high then only channel 1 or 2's (depending on SEH) sense current utput will be on SNS pin.	
FAULT	9	Version B only. Fault signal not reported.	В
CS	10	Version B only. Correct sense current cannot be read.	В
CL	11	Device will default to internal current limit.	С
THER	13	Internally pulled down. Device will default to "auto-retry" mode when encountering thermal fault.	В
DIAG_EN	14	Internally pulled down. Diagnostics will be disabled.	В
OUTx	15, 16, 17, 18, 25, 26, 27, 28	No effect. If configured, open load detection will trigger.	В
VS	20, 21, 22, 23	evice will have no input supply and therefore not function.	

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
GND	1	NC	No effect.	D
NC	2	IN1	No effect.	D
IN1	3	IN2	IN1 signal will affect IN2 signal and vice versa.	В
IN2	4	IN3	IN2 signal will affect IN3 signal and vice versa.	В
IN3	5	IN4	IN3 signal will affect IN4 signal and vice versa.	В
IN4	6	ST1	Version A only. If ST1 is high then channel 4 will be on.	В
IN4	6	SEH	Version B only. IN4 signal will affect SEH and vice versa.	В
ST1	7	ST2	Version A only. Fault reporting of channel 1 and channel 2 may be erroneous.	В
SEH	7	SEL	Version B only. SEH signal will affect SEL and vice versa. If DIAG_EN is high only channel 1 or 4 can be read at SNS.	В
ST2	8	ST3	Version A only. Fault reporting of channel 2 and channel 3 may be erroneous.	В
SEL	8	FAULT	Version B only. If FAULT high and DIAG_EN high, only channel 2 or channel 4 can be read at SNS.	В
ST3	9	ST4	Version A only. Fault reporting of channel 3 and channel 4 may be erroneous.	В
FAULT	9	CS	Version B only. Fault reporting and current sense reporting will be erroneous.	В
ST4	10	CL	Version A only. $\overline{\text{ST4}}$ voltage could cause erroneous current limit to be set on device.	В

7



Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
CS	10	CL	Version B only. Voltage level on CS could cause erroneous current limit to be set on device.	В
CL	11	GND	Device will default to internal current limit.	С
GND	12	THER	Device will be in "auto-retry" mode when encountering a thermal fault.	В
THER	13	DIAG_EN	THER signal will affect DIAG_EN signal and vice versa.	В
OUT4	15	OUT4	No effect	D
OUT4	16	OUT3	Output of channel 4 will be tied to output of channel 3.	В
OUT3	17	OUT3	No effect.	D
OUT3	18	NC	No effect.	D
NC	19	VS	No effect.	D
VS	20	VS	No effect.	D
VS	23	NC	No effect.	D
NC	24	OUT2	No effect.	D
OUT2	25	OUT2	No effect.	D
OUT2	26	OUT1	Output of channel 2 will be tied to output of channel 1.	В
OUT1	27	OUT1	No effect.	D

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Table 4-5. Pin FMA for Device Pins Short-Circuited to supply (VS)

Pin Name	Pin No.	No. Description of Potential Failure Effect(s)	
GND	1, 12	Supply power will be bypassed and device will not turn on.	В
NC	2, 19, 24	No effect.	D
INx	3, 4, 5, 6	Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	Α
STx	7, 8, 9, 10	Version A only. Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	A
SEH	7	Version B only. Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell	A
SEL	8	Version B only. Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	
FAULT	9	/ersion B only. Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	
CS	10	Version B only. Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	
CL	11	Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	Α
THER	13	Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	
DIAG_EN	14	Potential violation of absolute maximum rating of pin and possible breakdown of ESD cell.	Α
OUTx	OUTx 15, 16, 17, 18, 25, 26, 27, 28 15, 16, 17, 18, 25, 26, 27, 28 Output will be pulled to supply voltage. Short-to-battery detection will be triggered if configured.		В



5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (May 2021) to Revision B (June 2021)	Page
Updated Failure Mode Distribution to "10%" in "Protection functions fails to trip" row	4
Changes from Revision * (January 2020) to Revision A (May 2021)	Page
Updated to current TI format	2

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated