
SCAS448A - MAY 1987 - REVISED APRIL 1996

- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)

description

This octal buffer/line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device provides inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs. This device features high fan-out and improved fan-in.

DB, DW, OR NT PACKAGE (TOP VIEW)




The 74AC11240 is organized as two 4-bit buffers/line drivers with separate \overline{OE} inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


The 74AC11240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer)

INP	JTS	ОИТРИТ
OE	Α	Υ
L	Н	L
L	L	н
Н	Χ	Z

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

SCAS448A - MAY 1987 - REVISED APRIL 1996

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
NT package	1.3 W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
٧ _{IH}	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		$V_{CC} = 5.5 V$	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V
		$V_{CC} = 5.5 V$			1.65	
٧ı	Input voltage		0		VCC	V
٧o	Output voltage		0		Vcc	V
		V _{CC} = 3 V			-4	
IOH	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
lOL	Low-level output current	V _{CC} = 4.5 V			24	mA
		$V_{CC} = 5.5 \text{ V}$			24	
44/4	land the solding vice on fall rate	ŌĒ	0		5	0/
Δt/Δv	Input transition rise or fall rate	Data	0		10	ns/V
TA	Operating free-air temperature	-	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	д = 25°C	;	MIN	MAV	UNIT
PARAWETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	MAX	UNIT
		3 V	2.9			2.9		
	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	Jan. 24 mA	4.5 V	3.94			3.8		
	I _{OH} = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
V_{OL}	I _{OL} = 12 mA	3 V			0.36		0.44	V
	Jan. 24 mA	4.5 V			0.36		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
loz	V _O = V _{CC} or GND	5.5 V			±0.5		±5	μΑ
Ι _Ι	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		4				pF
CO	$V_O = V_{CC}$ or GND	5 V		10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SCAS448A - MAY 1987 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
FARAWILTER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WIAA	ONIT
t _{PLH}	А	V	1.5	7.6	10.5	1.5	11.7	nc
t _{PHL}		'	1.5	6.3	8.6	1.5	9.5	ns
^t PZH	ŌĒ	V	1.5	8.2	11.6	1.5	12.7	20
t _{PZL}		l '	1.5	7.6	10.8	1.5	12	ns
^t PHZ	<u></u>	V	1.5	5.5	7.5	1.5	7.8	nc
^t PLZ	ŌĒ	l Y		6.7	9.4	1.5	9.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	_Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAX	ONT
t _{PLH}	А	V	1.5	5.4	7.5	1.5	8.4	ns
^t PHL		'	1.5	4.6	6.6	1.5	7.2	115
^t PZH	ŌĒ	>	1.5	5.7	8.2	1.5	9.2	20
t _{PZL}		Y	1.5	5.3	7.7	1.5	8.7	ns
^t PHZ	ŌĒ	V	1.5	4.7	6.3	1.5	6.6	ns
^t PLZ	OE .	Y		5.2	7.3	1.5	7.7	115

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd} Power dissipation capacitance per buffer	Dower dissination conscitance nor huffer	Outputs enabled	C. 50 pF	f 1 MI I-	39	۳.
	Power dissipation capacitance per buller	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	12	pF

SCAS448A - MAY 1987 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
74AC11240DBR	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE240
74AC11240DBR.A	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE240
74AC11240DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11240
74AC11240DW.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11240
74AC11240PW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE240
74AC11240PW.A	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE240

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AC11240DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	74AC11240DBR	SSOP	DB	24	2000	353.0	353.0	32.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74AC11240DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
74AC11240DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6
74AC11240PW	PW	TSSOP	24	60	530	10.2	3600	3.5
74AC11240PW.A	PW	TSSOP	24	60	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025