

AFE7958 4T6R RF Sampling AFE with 12GSPS DACs and 3GSPS ADCs

1 Features

- [Request full data sheet](#)
- Four RF sampling 12GSPS DACs
- Six RF sampling 3GSPS ADCs
- Maximum RF signal bandwidth:
 - 4TX: 1200 MHz; 2TX: 2400MHz
 - 4RX: 1200 MHz; 6RX: 600MHz
- RF frequency range:
 - TX: 600MHz to 12GHz
 - RX: 5MHz to 12GHz
- Digital step attenuators (DSA):
 - TX: 39dB range, 0.125dB steps
 - RX: 25dB range, 0.5dB steps
- Digital Up-Converters (DUC) and Digital Down-Converters (DDC): Fast frequency hopping using 16 pre-configurable Numerically Controlled Oscillators (NCOs) in DDC and DUC
- Flexible clocking options:
 - External RF clock
 - Internal PLL mode with low speed input clock
- SerDes data interface:
 - JESD204B and JESD204C compatible
 - TX: 8 lanes, RX/FB: 8 lanes, up to 24.75Gbps
 - Subclass 1 multi-device synchronization
 - SYSREF alignment detector
- Package: 17mm × 17mm FCBGA, 0.8mm pitch

2 Applications

- [Radar](#)
- [Seeker front end](#)
- [Defense radio](#)
- Tactical communications infrastructure
- [Wireless communications test](#)
- Satellite constellation ground-stations

3 Description

The AFE7958 is a high performance, wide bandwidth multi-channel transceiver, integrating four (4T) RF sampling transmitter (TX) chains and a total of six (6R) RF sampling receivers. With operation up to 12GHz, the AFE enables direct RF sampling in the L, S, C and X-band frequency ranges without the need for additional frequency conversions stages. This high density and configurability enables high-channel-count, multi-mission systems.

The TX and RX interface data rates can be chosen based on signal bandwidths, and is limited by the JESD204B/C interface speed. The data streams are matched to the DAC update rate or to the ADC

conversion rate using interpolation in the DUC or decimation in the DDC.

The DAC runs at a maximum rate of 12GSPS, and has a mode to operate in the 2nd Nyquist, enabling the generation of RF signals up to 12GHz. A variable gain amplifier (termed as TDSA) enables changing the power output from the transmitter.


Each receive chain has a Digital Step Attenuator (RDSA) followed by a 3GSPS ADC which can convert higher Nyquist zones to digitize RF signals up to a maximum of 12GHz. Digital peak detectors at the ADC output can be configured to assist an external Automatic Gain control (AGC) loop to control LNA (external) gain and DSA (internal) attenuation.

The AFE7958 can be programmed using the SPI interface. The device also has several GPIOs that can be configured to provide interrupts and to achieve a fast control of functions like NCO switching.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
AFE7958	FC-BGA	17mm × 17mm

- (1) Pb-free and SnPb BGA options available. For more information, see [Section 6](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Functional Block Diagram



4 Device and Documentation Support

4.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

4.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

4.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

4.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

4.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2025	*	Initial Release

6 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AFE7958IABJ	Active	Production	FCBGA (ABJ) 400	90 JEDEC TRAY (5+1)	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	AFE7958
AFE7958IALK	Active	Production	FCBGA (ALK) 400	90 JEDEC TRAY (5+1)	No	Call TI	Call TI	-40 to 85	AFE7958 SNPB

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
AFE7958IABJ	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7958IALK	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2

FCBGA - 2.65 mm max height

[illegible]


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. The lids are electrically floating (e.g. not tied to GND).

EXAMPLE BOARD LAYOUT


ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4221311/D 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



SOLDER PASTE EXAMPLE
 BASED ON 0.15 mm THICK STENCIL
 SCALE:6X

4221311/D 03/2023

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

FCBGA - 2.65 mm max height

Technical drawing of a 400X ball grid array (BGA) component. The drawing includes three views: a top view showing the overall dimensions (17.2 x 17.2 mm) and a 16x16 grid of balls; a side view showing the component's profile with dimensions for the balls (0.56 mm diameter, 0.3 mm height) and the component body (2.29 mm height, 0.5 mm thickness); and a detailed view of the ball grid showing a 16x16 array of balls with a pitch of 0.5 mm. The drawing also includes various callouts for dimensions, tolerances, and material specifications.

Top View:

- Overall dimensions: 17.2 x 17.2 mm.
- Inner dimensions: 16.8 x 16.8 mm.
- Feature A: 17.2 x 16.8 mm.
- Feature B: 17.2 x 16.8 mm.
- Feature C: 16 mm.

Side View:

- Overall height: 2.65 mm.
- Component body height: 2.29 mm.
- Ball diameter: 0.76 mm.
- Ball height: 0.56 mm.
- Ball pitch: 0.5 mm.
- Ball type: BALL TYP.
- Seating plane: SEATING PLANE NOTE 4.
- Feature C: 0.12 C.

Ball Grid Array (BGA) View:

- Grid dimensions: 15.2 mm x 15.2 mm.
- Grid pitch: 0.5 mm.
- Grid type: 400X 0.55 0.45.
- Grid material: 50M C A B.
- Grid note: NOTE 3.
- Grid tolerance: 0.8 TYP.
- Grid symmetry: SYMM.
- Grid feature: (0.9) TYP.
- Grid feature: 15.2 TYP.
- Grid feature: 0.8 TYP.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. Pb-Free die bump and SnPb solder ball.
6. The lids are electrically floating (e.g. not tied to GND).

EXAMPLE BOARD LAYOUT


ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4225930/C 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



4225930/C 03/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025