



Support & training



CSD18541F5

SLPS571B - MAY 2016 - REVISED FEBRUARY 2022

CSD18541F5 60-V N-Channel FemtoFET™ MOSFET

1 Features


- Low on-resistance
- Ultra-low Q_g and Q_{gd}
- Ultra-small footprint
 - 1.53 mm × 0.77 mm
- Low profile
 - 0.36-mm height
- Integrated ESD protection diode
- Lead and halogen free •
- **RoHS** compliant ٠

2 Applications

- Optimized for industrial load switch applications
- Optimized for general purpose switching applications

3 Description

This 54-mΩ, 60-V, N-Channel FemtoFET[™] MOSFET technology is designed and optimized to minimize the footprint in many space constrained industrial load switch applications. This technology is capable of replacing standard small signal MOSFETs while providing a significant reduction in footprint size.



Product Summarv

T _A = 25°	с	TYPICAL VA	UNIT		
V _{DS}	Drain-to-Source Voltage 60				
Qg	Gate Charge Total (10 V)		nC		
Q _{gd}	Gate Charge Gate-to-Drain	1.6	nC		
D	Drain-to-Source On-Resistance	V _{GS} = 4.5 V 57		mΩ	
R _{DS(on)}	Diam-10-30010e On-Resistance	V _{GS} = 10 V 54		11122	
V _{GS(th)}	Threshold Voltage	1.75	V		


Device Information

DEVICE	QTY	MEDIA	PACKAGE	SHIP							
CSD18541F5	3000		Femto	Таре							
CSD18541F5T	250	7-Inch Reel	1.53-mm × 0.77-mm SMD Lead Less	and Reel							

1. For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT							
V _{DS}	Drain-to-Source Voltage	60	V							
V _{GS}	Gate-to-Source Voltage	±20	V							
ID	Continuous Drain Current	2.2	А							
I _{DM}	Pulsed Drain Current (1)(2)	21	А							
PD	Power Dissipation	500	mW							
T _J , T _{stg}	Operating Junction Temperature, Storage Temperature	-55 to 150	°C							
E _{AS}	Avalanche Energy, Single Pulse I_{D} = 12.8 A, L = 0.1 mH, R_{G} = 25 Ω	8.2	mJ							



Top View





Table of Contents

1 Features1	6 Device and Doc
2 Applications1	
3 Description1	
4 Revision History	
5 Specifications	
5.1 Electrical Characteristics	,
5.2 Thermal Information	7.2 Recommend
5.3 Typical MOSFET Characteristics	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 2016) to Revision B (February	2022) Page
Changed ultra-low profile bullet from 0.35 mm to 0.36 mm in height	
• Updated ultra-low profile image height from 0.35 mm to 0.36 mm	
Changed ultra-low profile image height from 0.35 mm to 0.36 mm	8
Added FemtoFET Surface Mount Guide note	

CI	hanges from Revision * (May 2016) to Revision A (August 2017)	Page
•	Added the Section 6.1 section to Section 6	7
•	Added Table 7-1 to the Section 7.1 section	<mark>8</mark>
•	Updated the Section 7.2	9
	Updated the Section 7.3	
		_



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				ľ	
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _{DS} = 250 μA	60			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 48 V			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			10	μA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1.4	1.75	2.2	V
D	Drain-to-source on-resistance	V _{GS} = 4.5 V, I _{DS} = 1 A		57	75	mΩ
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 10 V, I _{DS} = 1 A		54	65	11122
g _{fs}	Transconductance	V _{DS} = 6 V, I _{DS} = 1 A		7.7		S
DYNAM	IC CHARACTERISTICS					
C _{iss}	Input capacitance			598	777	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 30 V, <i>f</i> = 1 MHz		47	61	pF
C _{rss}	Reverse transfer capacitance	J		8.1	10.5	pF
R _G	Series gate resistance			1200	1600	Ω
Qg	Gate charge total (10 V)			11	14	nC
Q _{gd}	Gate charge gate-to-drain			1.6		nC
Q _{gs}	Gate charge gate-to-source	V _{DS} = 30 V, I _{DS} = 1 A		1.5		nC
Q _{g(th)}	Gate charge at V _{th}			0.8		nC
Q _{oss}	Output charge	V _{DS} = 30 V, V _{GS} = 0 V		3.2		nC
t _{d(on)}	Turnon delay time			572		ns
t _r	Rise time	V _{DS} = 30 V, V _{GS} = 4.5 V,		540		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 1 \text{ A}, \text{ R}_{G} = 0 \Omega$		1076		ns
t _f	Fall time			496		ns
DIODE (CHARACTERISTICS	•			I	
V _{SD}	Diode forward voltage	I _{SD} = 1 A, V _{GS} = 0 V		0.8	1	V

5.2 Thermal Information

T_A = 25°C (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
D	Junction-to-ambient thermal resistance ⁽¹⁾		85		°C/W
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾		245		C/VV

(1) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


(2) Device mounted on FR4 material with minimum Cu mounting area.


5.3 Typical MOSFET Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)















CSD18541F5 SLPS571B – MAY 2016 – REVISED FEBRUARY 2022







6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

6.3 Trademarks


FemtoFET[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions



4222132/A 06/2015


- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB-free solder land design.

Table 7-1. Pin							
Configuration							
POSITION	DESIGNATION						
Din 1	Gate						

POSITION	DESIGNATION
Pin 1	Gate
Pin 2	Source
Pin 3	Drain




7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).

7.3 Recommended Stencil Pattern



A. All dimensions are in millimeters.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18541F5	ACTIVE	PICOSTAR	YJK	3	3000	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	1T	Samples
CSD18541F5T	ACTIVE	PICOSTAR	YJK	3	250	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	1T	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Jan-2022



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
Γ	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CSD18541F5	PICOSTAF	YJK	3	3000	180.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1
	CSD18541F5T	PICOSTAF	YJK	3	250	180.0	8.4	0.92	1.68	0.42	4.0	8.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

18-Nov-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD18541F5	PICOSTAR	YJK	3	3000	182.0	182.0	20.0
CSD18541F5T	PICOSTAR	YJK	3	250	182.0	182.0	20.0


YJK0003A



PACKAGE OUTLINE

PicoStar[™] - 0.36 mm max height

PicoStar ™



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M 2. This drawing is subject to change without notice.
- This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device datasheet or contact a local TI representative.




PicoStar is a trademark of Texas Instruments.

YJK0003A

EXAMPLE BOARD LAYOUT

PicoStar[™] - 0.36 mm max height

PicoStar ™



4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




YJK0003A

EXAMPLE STENCIL DESIGN

PicoStar[™] - 0.36 mm max height

PicoStar ™



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated