

INA2128 Dual, Low-Power Instrumentation Amplifier

1 Features

- Low offset voltage: 50µV max
- Low drift: 0.5µV/°C max
- Low input bias current:
 - 5nA max (CSO: SHE)
 - 0.7nA max (CSO: TID)
- Input voltage noise: 8nV/√Hz at 1kHz
- High bandwidth: 1.3 MHz at G=1 V/V
- High CMR: 120dB min
- Inputs protected to ±40V
- Wide supply range: ±2.25V to ±18V
- Low quiescent current: 700µA per channel
- Temperature range: –40°C to +85°C
- Package: 16-pin SOIC

2 Applications

- [Pressure transmitter](#)
- [Temperature transmitter](#)
- [Weigh scale](#)
- [Electrocardiogram \(ECG\)](#)
- [Analog input module](#)
- [Data acquisition \(DAQ\)](#)

3 Description

The INA2128 is a dual, low-power, general-purpose instrumentation amplifier (IA) offering excellent accuracy. The versatile three-op-amp design and small size make this device an excellent choice for a wide range of applications. Current-feedback input circuitry provides wide bandwidth, even at high gain (200kHz at G = 100). A single external resistor sets any gain from 1 to 10,000. Internal input protection can withstand up to ±40V without damage.


The INA2128 is laser-trimmed for very low offset voltage (50µV), drift (0.5µV/°C) and high common-mode rejection (120dB at G ≥ 100). The device operates with power supplies as low as ±2.25V, and quiescent current is only 700µA per IA—a great choice for battery-operated and multiple-channel systems.

The INA2128 is available in an SOIC-16 package, and is specified from –40°C to +85°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
INA2128	DW (SOIC, 16)	10.3mm × 10.3mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features	1	6.1 Application Information.....	16
2 Applications	1	6.2 Typical Application.....	16
3 Description	1	7 Device and Documentation Support	21
4 Pin Configuration and Functions	3	7.1 Device Nomenclature.....	21
5 Specifications	4	7.2 Receiving Notification of Documentation Updates....	21
5.1 Absolute Maximum Ratings.....	4	7.3 Support Resources.....	21
5.2 ESD Ratings	4	7.4 Trademarks.....	21
5.3 Recommended Operating Conditions.....	4	7.5 Electrostatic Discharge Caution.....	21
5.4 Thermal Information.....	4	7.6 Glossary.....	21
5.5 Electrical Characteristics.....	5	8 Revision History	21
5.6 Typical Characteristics.....	9	9 Mechanical, Packaging, and Orderable Information ..	23
6 Application and Implementation	16		

4 Pin Configuration and Functions




Figure 4-1. DW Package, 16-Pin SOIC (Top View)

5 Specifications

Note

TI has qualified multiple fabrication flows for this device. Differences in performance are labeled by chip site origin (CSO). For system robustness, designing for all flows is highly recommended. For more information, please see [Section 8.1](#).

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _S	Supply voltage	Dual supply, V _S = (V+) – (V–)		±18	V
		Single supply, V _S = (V+) – 0 V		36	
	Analog input voltage			±40	V
	Output short-circuit ⁽²⁾		Continuous		
T _A	Operating temperature		–40	125	°C
	Junction temperature			150	°C
	Lead temperature (soldering, 10 s)			300	°C
T _{stg}	Storage temperature		–55	125	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Short-circuit to V_S / 2.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±50	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V _S	Supply voltage	Single-supply	4.5	30	36	V
		Dual-supply	±2.25	±15	±18	
	Input common-mode voltage range for V _O = 0 V		(V–) + 2		(V+) – 2	V
T _A	Specified temperature		–40		85	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA12x		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	110	46.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	57	34.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	54	23.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	11	11.3	°C/W

THERMAL METRIC ⁽¹⁾		INA12x		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
Ψ_{JB}	Junction-to-board characterization parameter	53	23.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{REF} = 0\text{ V}$, $V_{CM} = V_S / 2$, and $G = 1$, all chips site origins (CSO) (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
INPUT								
V _{OS}	Offset voltage (RTI)	INA2128U	CSO: SHE		±10 ±100 / G		±50 ±500 / G	μV
			CSO: TID		±20 ±50 / G		±50 ±290 / G	
		INA2128UA	CSO: SHE		±25 ±100 / G		±125 ±1000 / G	
			CSO: TID		±20 ±50 / G		±125 ±580 / G	
	Offset voltage drift (RTI)	T _A = −40°C to +85°C	INA2128U		±0.2 ±2 / G		±0.5 ±20 / G	μV/°C
			INA2128UA		±0.2 ±5 / G		±1 ±20 / G	
PSRR	Power-supply rejection ratio (RTI)	V _S = ±2.25 V to ±18 V	CSO: SHE	INA2128U	±0.2 ±20 / G		±1 ±100 / G	μV/V
				INA2128UA	±0.2 ±20 / G		±2 ±200 / G	
			CSO: TID	INA2128U	±0.1 ±1 / G		±0.4 ±3.2 / G	
				INA2128UA	±0.1 ±1 / G		±0.8 ±6.4 / G	
	Long-term stability	CSO: SHE			±0.1 ±3 / G		μV/mo	
		CSO: TID			±0.2 ±3 / G			
	Input impedance	Differential			10 2		GΩ pF	
		Common-mode			100 9			
V _{CM}	Common-mode voltage ⁽¹⁾	V _O = 0 V			(V−) + 2		(V+) − 2	V
	Safe input voltage	R _S = 0 Ω					±40	V
CMRR	Common-mode rejection ratio	ΔR _S = 1 kΩ, V _{CM} = ±13 V, CSO: SHE	G = 1	INA2128U	80	86	dB	
				INA2128UA	73	86		
			G = 10	INA2128U	100	106		
				INA2128UA	93	106		
			G = 100	INA2128U	120	125		
				INA2128UA	110	125		
			G = 1000	INA2128U	120	130		
				INA2128UA	110	130		
		ΔR _S = 1 kΩ, V _{CM} = ±13 V, CSO: TID	G = 1	INA2128U	80	100		
				INA2128UA	73	100		
			G = 10	INA2128U	100	120		
				INA2128UA	93	120		
			G = 100	INA2128U	120	140		
				INA2128UA	110	140		
			G = 1000	INA2128U	120	145		
				INA2128UA	110	145		

5.5 Electrical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 1$, all chips site origins (CSO) (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
INPUT BIAS CURRENT								
I _B	Input bias current	INA2128U	CSO: SHE		±2		±5	nA
			CSO: TID		±0.15		±0.7	
		INA2128UA	CSO: SHE		±2		±10	
			CSO: TID		±0.15		±1.4	
	Input bias current drift	T _A = −40°C to +85°C			±30			pA/°C
I _{OS}	Input offset current	INA2128U	CSO: SHE		±1		±5	nA
			CSO: TID		±0.15		±0.7	
		INA2128UA	CSO: SHE		±1		±10	
			CSO: TID		±0.15		±1.4	
	Input offset current drift	T _A = −40°C to +85°C			±30			pA/°C
NOISE								
e _N	Voltage noise (RTI)	G = 1000, R _S = 0 Ω	f = 10 Hz	CSO: SHE	10		nV/√Hz	
				CSO: TID	7			
			f = 100 Hz	CSO: SHE	8			
				CSO: TID	6.9			
			f = 1 kHz	CSO: SHE	8			
				CSO: TID	6.9			
			f _B = 0.1 Hz to 10 Hz		0.2			μV _{PP}
				Current noise	f = 10 Hz			0.9
f = 1 kHz	CSO: SHE	0.3						
	CSO: TID	0.17						
f _B = 0.1 Hz to 10 Hz	CSO: SHE	30				pA _{PP}		
	CSO: TID	4.7						

5.5 Electrical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 1$, all chips site origins (CSO) (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
GAIN									
	Gain equation				1 + (50 kΩ / R _G)			V/V	
G	Gain				1		10000	V/V	
GE	Gain error	G = 1	CSO: SHE	INA2128U	±0.01		±0.024	%	
				INA2128UA	±0.01		±0.1		
			CSO: TID	INA2128U	±0.005		±0.024		
				INA2128UA	±0.005		±0.1		
		G = 10	CSO: SHE	INA2128U	±0.02		±0.4		
				INA2128UA	±0.02		±0.5		
			CSO: TID	INA2128U	±0.025		±0.17		
				INA2128UA	±0.025		±0.21		
		G = 100	CSO: SHE	INA2128U	±0.05		±0.5		
				INA2128UA	±0.05		±0.7		
			CSO: TID	INA2128U	±0.025		±0.17		
				INA2128UA	±0.025		±0.24		
		G = 1000	CSO: SHE	INA2128U	±0.5		±1		
				INA2128UA	±0.5		±2		
			CSO: TID	INA2128U	±0.05		±1		
				INA2128UA	±0.05		±2		
	Gain drift ⁽²⁾	T _A = −40°C to +85°C	CSO: SHE		±1		±10	ppm/°C	
			CSO: TID				±5		
			50-kΩ or 49.4-kΩ resistance ⁽³⁾	CSO: SHE		±25			±100
				CSO: TID					±50
	Gain nonlinearity	G = 1, V _O = ±13.6 V	INA2128U		±0.0001		±0.001	% of FSR	
			INA2128UA		±0.0001		±0.002		
		G = 10	INA2128U		±0.0003		±0.002		
			INA2128UA		±0.0003		±0.004		
		G = 100	INA2128U		±0.0005		±0.002		
			INA2128UA		±0.0005		±0.004		
		G = 1000 ⁽⁴⁾				±0.001			
		OUTPUT							
	Positive output voltage	CSO: SHE			(V+) − 1.4			V	
		CSO: TID			(V+) − 0.15				
	Negative output voltage	CSO: SHE			(V−) + 1.4			V	
		CSO: TID			(V−) + 0.15				
C _L	Load capacitance	Stable operation			1000			pF	
I _{SC}	Short-circuit current	Continuous to V _S / 2	CSO: SHE		+6/−15			mA	
			CSO: TID		+18/−18				

5.5 Electrical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 1$, all chips site origins (CSO) (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
FREQUENCY RESPONSE							
BW	Bandwidth, −3 dB	G = 1		1.3			MHz
		G = 10		600			kHz
		G = 100		200			
		G = 1000	CSO: SHE	20			
			CSO: TID	33			
SR	Slew rate	G = 10, V _O = ±10 V	CSO: SHE		4		V/μs
			CSO: TID		1.2		
t _S	Settling time	To 0.01%	G = 1	CSO: SHE	7		μs
				CSO: TID	9		
			G = 10	CSO: SHE	7		μs
				CSO: TID	9		
			G = 100	CSO: SHE	9		
				CSO: TID	12		
			G = 1000		80		
	Overload recovery	50% input overload		4		μs	
POWER SUPPLY							
I _Q	Total quiescent current	V _{IN} = 0 V		±1.4		±1.5	mA

- (1) Input common-mode voltage varies with output voltage; see *Typical Characteristics*.
- (2) Specified by wafer test.
- (3) Temperature coefficient of the 50-k Ω or 49.4-k Ω term in the gain equation.
- (4) Nonlinearity measurements in $G = 1000$ are dominated by noise. Typical nonlinearity is $\pm 0.001\%$.


5.6 Typical Characteristics

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{\text{REF}} = 0\text{V}$, $G = 1$, $R_L = 10\text{k}\Omega$, and $V_{\text{CM}} = V_S / 2$, all chips site origins (CSO) (unless otherwise noted)




CSO: SHE

Figure 5-1. Gain vs Frequency




CSO: TID

Figure 5-2. Gain vs Frequency




CSO: SHE

Figure 5-3. Common-Mode Rejection vs Frequency




CSO: TID

Figure 5-4. Common-Mode Rejection vs Frequency



CSO: SHE

Figure 5-5. Positive Power Supply Rejection vs Frequency




CSO: TID

Figure 5-6. Positive Power Supply Rejection vs Frequency


5.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{\text{REF}} = 0\text{V}$, $G = 1$, $R_L = 10\text{k}\Omega$, and $V_{\text{CM}} = V_S / 2$, all chips site origins (CSO) (unless otherwise noted)



CSO: SHE

Figure 5-7. Negative Power Supply Rejection vs Frequency



CSO: TID

Figure 5-8. Negative Power Supply Rejection vs Frequency




Figure 5-9. Input Common-Mode Range vs Output Voltage




Figure 5-10. Input Common-Mode Range vs Output Voltage





Figure 5-11. Crosstalk vs Frequency




CSO: SHE

Figure 5-12. Input-Referred Noise vs Frequency


5.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{\text{REF}} = 0\text{V}$, $G = 1$, $R_L = 10\text{k}\Omega$, and $V_{\text{CM}} = V_S / 2$, all chips site origins (CSO) (unless otherwise noted)




CSO: TID

Figure 5-13. Input-Referred Voltage Noise vs Frequency




CSO: TID

Figure 5-14. Input-Referred Current Noise vs Frequency




CSO: SHE

Figure 5-15. Settling Time vs Gain




CSO: SHE

Figure 5-16. Quiescent Current and Slew Rate vs Temperature



CSO: SHE

Figure 5-17. Input Overvoltage V/I Characteristics



CSO: TID

Figure 5-18. Input Overvoltage V/I Characteristics

5.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{\text{REF}} = 0\text{V}$, $G = 1$, $R_L = 10\text{k}\Omega$, and $V_{\text{CM}} = V_S / 2$, all chips site origins (CSO) (unless otherwise noted)






Figure 5-19. Offset Voltage Warm-Up




CSO: SHE

Figure 5-20. Input Bias Current vs Temperature




CSO: TID

Figure 5-21. Input Bias Current vs Temperature




CSO: TID

Figure 5-22. Input Offset Current vs Temperature



CSO: SHE

Figure 5-23. Output Voltage Swing vs Output Current




CSO: TID

Figure 5-24. Positive Output Voltage Swing vs Output Current


5.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{\text{REF}} = 0\text{V}$, $G = 1$, $R_L = 10\text{k}\Omega$, and $V_{\text{CM}} = V_S / 2$, all chips site origins (CSO) (unless otherwise noted)




CSO: TID

Figure 5-25. Negative Output Voltage Swing vs Output Current




CSO: SHE

Figure 5-26. Output Voltage Swing vs Power Supply Voltage




CSO: SHE

Figure 5-27. Short-Circuit Output Current vs Temperature




CSO: SHE

Figure 5-28. Maximum Output Voltage vs Frequency



CSO: TID

Figure 5-29. Maximum Output Voltage vs Frequency




CSO: SHE

Figure 5-30. Total Harmonic Distortion + Noise vs Frequency


5.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{\text{REF}} = 0\text{V}$, $G = 1$, $R_L = 10\text{k}\Omega$, and $V_{\text{CM}} = V_S / 2$, all chips site origins (CSO) (unless otherwise noted)




CSO: TID

Figure 5-31. Total Harmonic Distortion + Noise vs Frequency



G = 1, 10


Figure 5-32. Small-Signal Step Response



CSO: SHE

G = 100, 1000


Figure 5-33. Small-Signal Step Response



CSO: TID

G = 100, $R_L = 10\text{k}\Omega$, $C_L = 100\text{pF}$


Figure 5-34. Small-Signal Step Response



CSO: TID

G = 1000, $R_L = 10\text{k}\Omega$, $C_L = 100\text{pF}$

Figure 5-35. Small-Signal Step Response



CSO: SHE

G = 1, 10

Figure 5-36. Large-Signal Step Response

5.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{\text{REF}} = 0\text{V}$, $G = 1$, $R_L = 10\text{k}\Omega$, and $V_{\text{CM}} = V_S / 2$, all chips site origins (CSO) (unless otherwise noted)




Figure 5-37. Large-Signal Step Response




Figure 5-38. Large-Signal Step Response




Figure 5-39. Large-Signal Step Response




Figure 5-40. Large-Signal Step Response




Figure 5-41. Voltage Noise 0.1Hz to 10Hz Input-referred

6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

Figure 6-1 shows the basic connections required for operation of the INA2128. Applications with noisy or high impedance power supplies can require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminals (Ref_A and Ref_B) which are normally grounded. These must be low-impedance connections to provide good common-mode rejection. A resistance of 8 Ω in series with a Ref pin causes a typical device to degrade to approximately 80dB CMR (G = 1).

The INA2128 has separate output sense feedback connections, Sense_A and Sense_B. These must be connected to the respective output terminals for proper operation. The output sense connection can be used to sense the output voltage directly at the load for best accuracy.

6.2 Typical Application




Figure 6-1. Basic Connections

6.2.1 Setting The Gain

Gain of the INA2128 is set by connecting a single external resistor, R_G , connected as shown:

$$G = 1 + \frac{50k\Omega}{R_G} \quad (1)$$

Commonly-used gains and resistor values are shown in [Figure 6-1](#).

The 50k Ω term in [Equation 1](#) comes from the sum of the two internal feedback resistors, A_1 and A_2 . These on-chip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA2128.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which contributes additional gain error in gains of approximately 100 or greater.

6.2.2 Dynamic Performance

The typical performance curve [Figure 5-2](#) shows that despite the low quiescent current, the INA2128 achieves wide bandwidth, even at high gain. This is due to the current feedback topology. Settling time also remains excellent at high gain. See also [Figure 5-15](#).

6.2.3 Noise Performance

The INA2128 provides very low noise in most applications. Low frequency noise is approximately 0.2 μ V_{pp} measured from 0.1Hz to 10Hz ($G \geq 100$). This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

6.2.4 Offset Trimming

The INA2128 is laser-trimmed for low offset voltage and offset voltage drift. Most applications require no external offset adjustment. [Figure 6-2](#) shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed with the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection.




Figure 6-2. Optional Trimming of Output Offset Voltage

6.2.5 Input Bias Current Return Path

The input impedance of the INA2128 is extremely high—approximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately $\pm 2 \text{ nA}$. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 6-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA2128 and the input amplifiers saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 6-3). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.

6.2.6 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA2128 is from approximately 1.4V less than the positive supply voltage to 1.7V greater than the negative supply. As a differential input voltage causes the output voltage increase, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Therefore, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see performance curves Figure 5-10 and Figure 5-9.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA2128 is near 0V even though both inputs are overloaded.




Figure 6-3. Providing an Input Common-Mode Current Path

6.2.7 Low-Voltage Operation

The INA2128 can be operated on power supplies as low as $\pm 2.25\text{V}$. Performance remains excellent with power supplies ranging from $\pm 2.25\text{V}$ to $\pm 18\text{V}$. Most parameters vary only slightly throughout this supply voltage range—see [Section 5.6](#). Operation at very low supply voltage requires careful attention to make sure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. Typical performance curves, [Figure 5-9](#) and [Figure 5-10](#), show the range of linear operation for $\pm 15\text{V}$, $\pm 5\text{V}$, and $\pm 2.5\text{V}$ supplies.

6.2.8 Input Protection

The inputs of the INA2128 are individually protected for voltages up to $\pm 40\text{V}$. For example, a condition of -40V on one input and $+40\text{V}$ on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 1.5mA to 5mA . The typical performance curve “Input Bias Current vs Common-Mode Input Voltage” shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.




Figure 6-4. Two-Axis Bridge Amplifier

6.2.9 Channel Crosstalk

The two channels of the INA2128 are completely independent, including all bias circuitry. At dc and low frequency, there is virtually no signal coupling between channels. Crosstalk increases with frequency and depends on circuit gain, source impedance, and signal characteristics.

As source impedance increases, careful circuit layout helps achieve lowest channel crosstalk. Most crosstalk is produced by capacitive coupling of signals from one channel to the input section of the other channel. To minimize coupling, separate the input traces as far as practical from any signals associated with the opposite channel. A grounded guard trace surrounding the inputs helps reduce stray coupling between channels. Run the differential inputs of each channel parallel to each other or directly adjacent on top and bottom side of a circuit board. Stray coupling then tends to produce a common-mode signal which is rejected by the IA input.




Figure 6-5. Sum of Differences Amplifier




Figure 6-6. ECG Amplifier With Right-Leg Drive

7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 Device Nomenclature

Part Number	Definition
INA2128U INA2128U/1K INA2128UA INA2128UA/1K	The die is manufactured in CSO: SHE or CSO: TID.

7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

7.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2023) to Revision C (January 2026)	Page
• Added different fabrication process specifications for Input bias current in the <i>Features</i> section.....	1
• Added description of device flow information in the <i>Specifications</i>	4
• Added all chips site origins (CSO) condition to the typical test conditions in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Offset voltage (RTI) in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Power-supply rejection ratio (RTI) in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Long-term stability in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Common-mode rejection ratio in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Input bias current in the <i>Electrical Characteristics</i>	5

• Added different fabrication process specifications for Input offset current in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Voltage noise (RTI) in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Current noise in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Gain error in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Gain drift in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Positive output voltage in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Negative output voltage in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Short-circuit current in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Bandwidth, –3dB in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Slew rate in the <i>Electrical Characteristics</i>	5
• Added different fabrication process specifications for Settling time in the <i>Electrical Characteristics</i>	5
• Added all <i>chips site origins</i> (CSO) condition to the typical test conditions in the <i>Typical Characteristics</i>	9
• Added CSO: SHE to <i>Common-Mode Rejection vs Frequency</i> , <i>Settling Time vs Gain</i> , <i>Quiescent Current and Slew Rate vs Temperature</i> , <i>Input Overvoltage V/I Characteristics</i> , <i>Input Bias Current vs Temperature</i> , <i>Output Voltage Swing vs Power Supply Voltage</i> , <i>Short Circuit Output Current vs Temperature</i> , <i>Maximum Output Voltage vs Frequency</i> , <i>Total Harmonic Distortion + Noise vs Frequency</i> , and <i>Small-Signal Step Response</i> curves in the <i>Typical Characteristics</i>	9
• Added CSO: TID to <i>Gain vs Frequency</i> , <i>Positive Power Supply Rejection vs Frequency</i> , <i>Negative Power Supply Rejection vs Frequency</i> , <i>Input-Referred Voltage Noise vs Frequency</i> , <i>Positive Output Voltage Swing vs Output Current</i> , <i>Negative Output Voltage Swing vs Output Current</i> , and <i>Large-Signal Step Response</i> curves in the <i>Typical Characteristics</i>	9
• Added <i>Gain vs Frequency</i> , <i>Positive Power Supply Rejection vs Frequency</i> , <i>Negative Power Supply Rejection vs Frequency</i> , <i>Input-Referred Noise vs Frequency</i> , <i>Output Voltage Swing vs Output Current</i> , and <i>Large-Signal Step Response</i> curves for CSO: SHE in the <i>Typical Characteristics</i>	9
• Added <i>Common-Mode Rejection vs Frequency</i> , <i>Input-Referred Current Noise vs Frequency</i> , <i>Input Overvoltage V/I Characteristics</i> , <i>Input Bias Current vs Temperature</i> , <i>Input Offset Current vs Temperature</i> , <i>Maximum Output Voltage vs Frequency</i> , <i>Total Harmonic Distortion + Noise vs Frequency</i> , and <i>Small-Signal Step Response</i> curves for CSO: TID in the <i>Typical Characteristics</i>	9
• Added Part Number flow information table to the <i>Device Nomenclature</i>	21

Changes from Revision A (April 2007) to Revision B (May 2023)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added the <i>Package Information</i> table, and the <i>Pin Configuration and Functions</i> , <i>Specifications, Detailed Description, Application and Implementation</i> , <i>Device and Documentation Support</i> , and <i>Mechanical, Packaging, and Orderable Information</i> sections.....	1
• Added input voltage noise, high bandwidth, and temperature range bullets to <i>Features</i>	1
• Changed <i>Features</i> bullet to show correct package name.....	1
• Changed <i>Applications</i> bullets to show updated links.....	1
• Changed Package Information table column name from BODY SIZE (NOM) to PACKAGE SIZE and added note regarding the package size.....	1
• Added single supply specification to <i>Absolute Maximum Ratings</i>	4
• Added note clarifying output short-circuit to ground in <i>Absolute Maximum Ratings</i> refers to short-circuit to VS / 2.....	4
• Added single supply specification to <i>Recommended Operating Conditions</i>	4
• Changed input common-mode voltage range specification from V – 2 to (V–) + 2 in <i>Recommended Operating Conditions</i>	4
• Deleted INA128-HT and INA129-HT operating temperature specifications from <i>Recommended Operating Conditions</i>	4
• Added specified temperature range to <i>Recommended Operating Conditions</i>	4
• Added test conditions below <i>Electrical Characteristics</i> title.....	5

• Changed test condition for offset voltage drift specification in <i>Electrical Characteristics</i> from "TA = TMIN to TMAX" to "TA = –40°C to +85°C" for clarity.....	5
• Changed "±0.5±0/G" to "±0.5±20/G" in MAX column of Offset voltage RTI vs temperature row of <i>Electrical Characteristics</i>	5
• Changed typical long-term stability specification from ±0.1±3/GµV/mo to ±0.2±3/GµV/mo in <i>Electrical Characteristics</i>	5
• Deleted typical specification and changed common-mode voltage specification from (V–) + 2 V minimum and (V+) – 2 V maximum across one row in <i>Electrical Characteristics</i>	5
• Deleted typical VCM specifications in <i>Electrical Characteristics</i>	5
• Added test condition of "RS = 0 Ω" to safe input voltage specification in <i>Electrical Characteristics</i> for clarity...	5
• Changed parameter name to Input bias current and added test condition "TA = –40°C to +85°C" to input bias current drift specification in <i>Electrical Characteristics</i> for clarity.....	5
• Changed parameter name to Input offset current drift and added test condition "TA = –40°C to +85°C" to input offset current drift specification in <i>Electrical Characteristics</i> for clarity.....	5
• Changed maximum gain error specification for INA128PA/UA and INA129PA/UA with G = 1 from ±0.01% to ±0.1% in <i>Electrical Characteristics</i>	5
• Changed parameter name to Gain drift and added test condition "TA = –40°C to +85°C" for gain drift in <i>Electrical Characteristics</i> for clarity.....	5
• Changed parameter names from "Voltage - Positive" to "Positive output voltage swing" and from "Voltage - Negative" to "Negative output voltage swing" in <i>Electrical Characteristics</i>	5
• Deleted typical positive and negative output voltage swing specifications in <i>Electrical Characteristics</i>	5
• Added test condition "Continuous to VS / 2" short-circuit current specification in <i>Electrical Characteristics</i> for clarity.....	5
• Changed typical bandwidth specification for G = 10 from 700 kHz to 600 kHz in <i>Electrical Characteristics</i>	5
• Changed typical slew rate specification from 4 V/µs to 1.2 V/µs in <i>Electrical Characteristics</i>	5
• Changed typical settling time specification for G = 1, G = 10, from 7 µs to 9 µs in <i>Electrical Characteristics</i> ...	5
• Deleted parameter "Temperature Range" as made redundant by " <i>Recommended Operating Conditions</i> " and " <i>Absolute Maximum Ratings</i> "	5
• Changed parameter name to "Total quiescent current" and deleted redundant voltage range, operating temperature range, and specification temperature range specifications from <i>Electrical Characteristics</i>	5
• Added test conditions below the <i>Typical Characteristics</i> title.....	9
• Changed Figure 6-1, <i>Gain vs Frequency</i>	9
• Changed Figure 6-3, <i>Positive Power Supply Rejection vs Frequency</i>	9
• Changed Figure 6-4, <i>Negative Power Supply Rejection vs Frequency</i>	9
• Changed Figure 6-7, <i>Crosstalk vs Frequency</i>	9
• Changed Figure 6-8, <i>Input-Referred Voltage Noise vs Frequency</i>	9
• Changed Figure 6-9, <i>Settling Time vs Gain</i>	9
• Changed Figure 6-11, <i>Input Overvoltage V/I Characteristics</i>	9
• Changed Figure 6-12, <i>Offset Voltage Warm-Up</i>	9
• Changed <i>Output Voltage Swing vs Output Current</i> , into two separate plots, one for positive (Figure 6-14) and one for negative (Figure 6-15).....	9
• Changed Figure 6-22 to Figure 6-24, <i>Large-Signal Step Response</i>	9

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA2128U	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2128U
INA2128U.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2128U
INA2128U/1K	Active	Production	SOIC (DW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	INA2128U
INA2128U/1K.B	Active	Production	SOIC (DW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2128U
INA2128U1G4	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2128U
INA2128U1G4.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2128U
INA2128UA	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-	(INA2128U, INA2128UA) A
INA2128UA.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(INA2128U, INA2128UA) A
INA2128UA/1K	Active	Production	SOIC (DW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-	(INA2128U, INA2128UA) A
INA2128UA/1K.B	Active	Production	SOIC (DW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(INA2128U, INA2128UA) A
INA2128UAG4	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2128UA
INA2128UAG4.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	INA2128UA

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2128U/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
INA2128UA/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2128U/1K	SOIC	DW	16	1000	350.0	350.0	43.0
INA2128UA/1K	SOIC	DW	16	1000	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA2128U	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128U.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128U1G4	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128U1G4.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128UA	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128UA.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128UAG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128UAG4.B	DW	SOIC	16	40	506.98	12.7	4826	6.6

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height


7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A




DW0016A

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025