

LMK00334 Four-Output Clock Buffer and Level Translator for PCIe® Gen 1 to Gen 7

1 Features

- 3:1 Input multiplexer
 - Two universal inputs operate up to 400MHz and accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or single-ended clocks
 - One crystal input accepts a 10MHz to 40MHz crystal or single-ended clock
- Two banks with two differential outputs each
 - HCSL, or Hi-Z (selectable)
 - Additive RMS phase jitter for PCIe® Specification
 - 7.2fs RMS for Gen 5 (typical)
 - 5fs RMS for Gen 6 (typical)
 - 3.5fs RMS for Gen 7 (typical)
- High PSRR: –72dBc at 156.25MHz
- LVCMOS output with synchronous enable input
- Pin-controlled configuration
- V_{CC} core supply: 3.3V ± 5%
- Three independent V_{CCO} output supplies: 3.3V, 2.5V ± 5%
- Industrial temperature range: –40°C to +105°C
- 32-pin WQFN (5mm × 5mm)

2 Applications

- [Data center switches](#)
- [Core routers](#)
- [Servers, computing, PCIe Gen 3.0 to 5.0](#)
- [Remote radio units and baseband units](#)

3 Description

The LMK00334 device is a 4-output HCSL fanout buffer intended for high-frequency, low-jitter clock, data distribution, and level translation. The device is capable of distributing the reference clock for ADCs, DACs, multi-gigabit Ethernet, XAUI, fibre channel, SATA/SAS, SONET/SDH, CPRI, and high-frequency backplanes.

The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of two HCSL outputs and one LVCMOS output. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00334 operates from a 3.3V core supply and three independent 3.3V or 2.5V output supplies.


The LMK00334 provides high performance, versatility, and power efficiency, making the device designed for replacing fixed-output buffer devices while increasing timing margin in the system.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
LMK00334	RTV (WQFN, 32)	5.00mm × 5.00mm

(1) For more information, see [Section 11](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



LMK00334 Functional Block Diagram

Table of Contents

1 Features	1	7.3 Feature Description.....	13
2 Applications	1	7.4 Device Functional Modes.....	15
3 Description	1	8 Application and Implementation	16
4 Pin Configuration and Functions	3	8.1 Application Information.....	16
5 Specifications	4	8.2 Typical Application.....	16
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	20
5.2 ESD Ratings.....	4	8.4 Layout.....	24
5.3 Recommended Operating Conditions.....	5	9 Device and Documentation Support	26
5.4 Thermal Information.....	5	9.1 Documentation Support.....	26
5.5 Electrical Characteristics.....	5	9.2 Receiving Notification of Documentation Updates....	26
5.6 Timing Requirements, Propagation Delay, and Output Skew.....	8	9.3 Support Resources.....	26
5.7 Typical Characteristics.....	9	9.4 Trademarks.....	26
6 Parameter Measurement Information	12	9.5 Electrostatic Discharge Caution.....	26
6.1 Differential Voltage Measurement Terminology.....	12	9.6 Glossary.....	26
7 Detailed Description	13	10 Revision History	26
7.1 Overview.....	13	11 Mechanical, Packaging, and Orderable Information	27
7.2 Functional Block Diagram.....	13		

4 Pin Configuration and Functions




Figure 4-1. RTV Package 32-Pin WQFN Top View

Table 4-1. Pin Functions

PIN		TYPE ^{(1) (4)}	DESCRIPTION
NAME	NO.		
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
CLKin_SEL0	13	I	Clock input selection pins ⁽³⁾
CLKin_SEL1	16	I	Clock input selection pins ⁽³⁾
CLKin0	14	I	Universal clock input 0 (differential/single-ended)
CLKin0*	15	I	Universal clock input 0 (differential/single-ended)
CLKin1	27	I	Universal clock input 1 (differential/single-ended)
CLKin1*	26	I	Universal clock input 1 (differential/single-ended)
CLKout_EN	9	I	Bank A and Bank B low active output buffer enable. ⁽³⁾
CLKoutA0	3	O	Differential clock output A0.
CLKoutA0*	4	O	Differential clock output A0.
CLKoutA1	6	O	Differential clock output A1.
CLKoutA1*	7	O	Differential clock output A1.
CLKoutB1	19	O	Differential clock output B1.
CLKoutB1*	18	O	Differential clock output B1.
CLKoutB0	22	O	Differential clock output B0.
CLKoutB0*	21	O	Differential clock output B0.
GND	1, 8 17, 24	GND	Ground
NC	25	—	Not connected internally. Pin can be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in the Absolute Maximum Ratings .
OSCin	11	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
OSCout	12	O	Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock.
REFout	29	O	LVC MOS reference output. Enable output by pulling REFout_EN pin high.
REFout_EN	31	I	REFout enable input. Enable signal is internally synchronized to selected clock input. ⁽³⁾

Table 4-1. Pin Functions (continued)

PIN		TYPE ^{(1) (4)}	DESCRIPTION
NAME	NO.		
V _{CC}	10, 28, 32	PWR	Power supply for Core and Input Buffer blocks. The V _{CC} supply operates from 3.3V. Bypass with a 0.1μF, low-ESR capacitor placed very close to each V _{CC} pin.
V _{CCOA}	2, 5	PWR	Power supply for Bank A Output buffers. V _{CCOA} operates from 3.3V or 2.5V. The V _{CCOA} pins are internally tied together. Bypass with a 0.1μF, low-ESR capacitor placed very close to each V _{CCO} pin. ⁽²⁾
V _{CCOB}	20, 23	PWR	Power supply for Bank B Output buffers. V _{CCOB} operates from 3.3V or 2.5V. The V _{CCOB} pins are internally tied together. Bypass with a 0.1μF, low-ESR capacitor placed very close to each V _{CCO} pin. ⁽²⁾
V _{CCOC}	30	PWR	Power supply for REFout buffer. V _{CCOC} operates from 3.3V or 2.5V. Bypass with a 0.1μF, low-ESR capacitor placed very close to each V _{CCO} pin. ⁽²⁾

- (1) I = Input, O = Output, GND = Ground, PWR = Power
- (2) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) is called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
- (3) CMOS control input with internal pulldown resistor.
- (4) Any unused output pins must be left floating with minimum copper length (see note in [Clock Outputs](#)), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See [Clock Outputs](#) for output configuration and [Termination and Use of Clock Drivers](#) for output interface and termination techniques.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
V _{CC} , V _{CCO}	Supply voltages	-0.3	3.6	V
V _{IN}	Input voltage	-0.3	(V _{CC} + 0.3)	V
T _L	Lead temperature (solder 4s)		260	°C
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	
		Machine model (MM)	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
T _A	Ambient temperature	-40	25	85	°C
T _J	Junction temperature			125	°C
V _{CC}	Core supply voltage	3.15	3.3	3.45	V
V _{CCO}	Output supply voltage ^{(1) (2)}	3.3V range	3.3	3.3 + 5%	V
		2.5V range	2.5	2.5 + 5%	

- (1) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) is called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
(2) V_{CCO} for any output bank must be less than or equal to V_{CC} (V_{CCO} ≤ V_{CC}).

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMK00334 ⁽²⁾	UNIT
		RTV (WQFN)	
		32 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	38.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	7.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	12	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	11.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
(2) Specification assumes 5 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. TI recommends using the maximum number of vias in the board layout.

5.5 Electrical Characteristics

Unless otherwise specified: V_{CC} = 3.3V ± 5%, V_{CCO} = 3.3V ± 5%, 2.5V ± 5%, -40°C ≤ T_A ≤ 85°C, CLK_{in} driven differentially, input slew rate ≥ 3V/ns. Typical values represent the most likely parametric norms at V_{CC} = 3.3V, V_{CCO} = 3.3V, T_A = 25°C, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. ⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT CONSUMPTION⁽¹⁾						
ICC_CORE	Core supply current, all outputs disabled	CLK _{in} X selected		8.5	10.5	mA
		OSC _{in} selected		10	13.5	mA
ICC_HCSL				50	58.5	mA
ICC_CMOS				3.5	5.5	mA
ICCO_HCSL	Additive output supply current, HCSL banks enabled	Includes output bank bias and load currents for both banks, R _T = 50Ω on all outputs		65	81.5	mA
ICCO_CMOS	Additive output supply current, LVCMOS output enabled	200MHz, C _L = 5pF	V _{CCO} = 3.3V ± 5%	9	10	mA
			V _{CCO} = 2.5V ± 5%	7	8	mA
POWER SUPPLY RIPPLE REJECTION (PSRR)						
PSRR _{HCSL}	Ripple-induced phase spur level ⁽²⁾ Differential HCSL Output	156.25MHz		-72		dBc
		312.5MHz		-63		
CMOS CONTROL INPUTS (CLK_{in_SELn}, CLK_{out_TYPEn}, REF_{out_EN})						
V _{IH}	High-level input voltage		1.6		V _{CC}	V
V _{IL}	Low-level input voltage		GND		0.4	V

Unless otherwise specified: $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 3.3V \pm 5\%$, $2.5V \pm 5\%$, $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, CLKin driven differentially, input slew rate $\geq 3V/ns$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3V$, $V_{CCO} = 3.3V$, $T_A = 25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. ⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
I_{IH}	High-level input current	$V_{IH} = V_{CC}$, internal pulldown resistor				50	μA	
I_{IL}	Low-level input current	$V_{IL} = 0V$, internal pulldown resistor		-5	0.1		μA	
CLOCK INPUTS (CLKin0/CLKin0*, CLKin1/CLKin1*)								
f_{CLKin}	Input frequency range ⁽⁸⁾	Functional up to 400MHz Output frequency range and timing specified per output type (refer to LVCMOS output specifications)		DC		400	MHz	
V_{IHD}	Differential input high voltage	CLKin driven differentially				V_{CC}	V	
V_{ILD}	Differential input low voltage			GND				V
V_{ID}	Differential input voltage swing ⁽³⁾			0.15		1.3		V
V_{CMD}	Differential input CMD common-mode voltage	$V_{ID} = 150mV$		0.25		$V_{CC} - 1.2$	V	
		$V_{ID} = 350mV$		0.25		$V_{CC} - 1.1$		
		$V_{ID} = 800mV$		0.25		$V_{CC} - 0.9$		
V_{IH}	Single-ended input IH high voltage	CLKinX driven single-ended (AC- or DC-coupled), CLKinX* AC-coupled to GND or externally biased within V_{CM} range				V_{CC}	V	
V_{IL}	Single-ended input IL low voltage			GND			V	
V_{I_SE}	Single-ended input voltage swing ⁽⁸⁾			0.3		2	Vpp	
V_{CM}	Single-ended input CM common-mode voltage			0.25		$V_{CC} - 1.2$	V	
ISO_{MUX}	Mux isolation, CLKin0 to CLKin1	$f_{OFFSET} > 50kHz$, $P_{CLKinX} = 0dBm$	$f_{CLKin0} = 100MHz$		-84	dBc		
			$f_{CLKin0} = 200MHz$		-82			
			$f_{CLKin0} = 500MHz$		-71			
			$f_{CLKin0} = 1000MHz$		-65			
CRYSTAL INTERFACE (OSCin, OSCout)								
F_{CLK}	External clock frequency range ⁽⁸⁾	OSCin driven single-ended, OSCout floating				250	MHz	
F_{XTAL}	Crystal frequency range	Fundamental mode crystal ESR $\leq 200\Omega$ (10 to 30MHz) ESR $\leq 125\Omega$ (30 to 40MHz) ⁽⁴⁾		10		40	MHz	
C_{IN}	OSCin input capacitance				1		pF	
HCSL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)								
f_{CLKout}	Output frequency range ⁽⁸⁾	$R_L = 50\Omega$ to GND, $C_L \leq 5pF$		DC		400	MHz	
Jitter _{ADD_PClE} 7.0 ⁽⁸⁾	Additive RMS phase jitter for PCIe 7.0 ⁽⁸⁾	PCIe Gen 7 filter	CLKin: 100MHz, slew rate $\geq 3V/ns$		3.51	5.45	fs	
Jitter _{ADD_PClE} 6.0 ⁽⁸⁾	Additive RMS phase jitter for PCIe 6.0 ⁽⁸⁾	PCIe Gen 6 filter	CLKin: 100MHz, slew rate $\geq 3V/ns$		5.04	7.78	fs	
Jitter _{ADD_PClE} 5.0 ⁽⁸⁾	Additive RMS phase jitter for PCIe 5.0 ⁽⁸⁾	PCIe Gen 5 filter	CLKin: 100MHz, slew rate $\geq 3V/ns$		7.17	12.8	fs	
Jitter _{ADD_PClE} 4.0 ⁽⁸⁾	Additive RMS phase jitter for PCIe 4.0 ⁽⁸⁾	PCIe Gen 4, PLL BW = 2–5MHz, CDR = 10MHz	CLKin: 100MHz, slew rate $\geq 3V/ns$		20.3	30.5	fs	
Jitter _{ADD_PClE} 3.0 ⁽⁸⁾	Additive RMS phase jitter for PCIe 3.0 ⁽⁸⁾	PCIe Gen 3, PLL BW = 2–5MHz, CDR = 10MHz	CLKin: 100MHz, slew rate $\geq 3V/ns$		20.3	30.5	fs	
Jitter _{ADD}	Additive RMS jitter integration bandwidth 12MHz to 20MHz ⁽⁵⁾	$V_{CCO} = 3.3V$, $R_T = 50\Omega$ to GND	CLKin: 100MHz, slew rate $\geq 3V/ns$		77		fs	
Noise Floor	Noise floor $f_{OFFSET} \geq 10MHz$ ^{(6) (7)}	$V_{CCO} = 3.3V$, $R_T = 50\Omega$ to GND	CLKin: 100MHz, slew rate $\geq 3V/ns$		-161.3		dBc/Hz	
DUTY	Duty cycle ⁽⁸⁾	50% input clock duty cycle		45%		55%		

Unless otherwise specified: $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 3.3V \pm 5\%$, $2.5V \pm 5\%$, $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, CLKin driven differentially, input slew rate $\geq 3V/ns$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3V$, $V_{CCO} = 3.3V$, $T_A = 25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. ⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OH}	Output high voltage	$T_A = 25^{\circ}C$, DC measurement, $R_T = 50\Omega$ to GND		520	810	920	mV
V_{OL}	Output low voltage			-150	0.5	150	mV
V_{CROSS}	Absolute crossing voltage ^{(8) (9)}	$R_L = 50\Omega$ to GND, $C_L \leq 5pF$		250	350	460	mV
ΔV_{CROSS}	Total variation of V_{CROSS} ^{(8) (9)}					140	mV
t_R	Output rise time 20% to 80% ^{(9) (12)}	250MHz, uniform transmission line up to 10 in. with 50 Ω characteristic impedance, $R_L = 50\Omega$ to GND, $C_L \leq 5pF$			225	400	ps
t_F	Output fall time 80% to 20% ^{(9) (12)}				225	400	ps
LVC MOS OUTPUT (REFout)							
f_{CLKout}	Output frequency range ⁽⁸⁾	$C_L \leq 5pF$		DC		250	MHz
Jitter _{ADD}	Additive RMS jitter integration bandwidth 1MHz to 20MHz ⁽⁵⁾	$V_{CCO} = 3.3V$, $C_L \leq 5pF$	100MHz, input slew rate $\geq 3V/ns$		95		fs
Noise Floor	Noise floor $f_{OFFSET} \geq 10MHz$ ^{(6) (7)}	$V_{CCO} = 3.3V$, $C_L \leq 5pF$	100MHz, input slew rate $\geq 3V/ns$		-159.3		dBc/Hz
DUTY	Duty cycle ⁽⁸⁾	50% input clock duty cycle		45%		55%	
V_{OH}	Output high voltage	1mA load		$V_{CCO} - 0.1$			V
V_{OL}	Output low voltage			0.1			V
I_{OH}	Output high current (source)	$V_O = V_{CCO} / 2$		$V_{CCO} = 3.3V$	28		mA
				$V_{CCO} = 2.5V$	20		
I_{OL}	Output low current (sink)			$V_{CCO} = 3.3V$	28		mA
				$V_{CCO} = 2.5V$	20		
t_R	Output rise time 20% to 80% ^{(9) (12)}	250MHz, uniform transmission line up to 10 in. with 50 Ω characteristic impedance, $R_L = 50\Omega$ to GND, $C_L \leq 5pF$			225	400	ps
t_F	Output fall time 80% to 20% ^{(10) (12)}				225	400	ps
t_{EN}	Output enable time ⁽¹⁰⁾	$C_L \leq 5pF$				3	cycles
t_{DIS}	Output disable time ⁽¹⁰⁾					3	cycles

- (1) See [Power Supply Recommendations](#) and [Thermal Management](#) for more information on current consumption and power dissipation calculations.
- (2) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the V_{CCO} supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = $[(2 \times 10^{(PSRR / 20)}) / (\pi \times f_{CLK})] \times 1E12$
- (3) See [Differential Voltage Measurement Terminology](#) for definition of V_{ID} and V_{OD} voltages.
- (4) The ESR requirements stated must be met to verify that the oscillator circuitry has no start-up issues. However, lower ESR values for the crystal is not always necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to [Crystal Interface](#) for crystal drive level considerations.
- (5) For the 100MHz and 156.25MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: $J_{ADD} = \text{SQRT}(J_{OUT}^2 - J_{SOURCE}^2)$, where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625MHz clock input condition, Additive RMS Jitter is approximated using Method #2: $J_{ADD} = \text{SQRT}(2 \times 10^{dBc/10}) / (2 \times \pi \times f_{CLK})$, where dBc is the phase noise power of the Output Noise Floor integrated from 12kHz to 20MHz bandwidth. The phase noise power can be calculated as: $dBc = \text{Noise Floor} + 10 \times \log_{10}(20MHz - 12kHz)$.
- (6) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is $\geq 10MHz$, but for lower frequencies this measurement offset can be as low as 5MHz due to measurement equipment limitations.
- (7) Phase noise floor degrades as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) is less susceptible to degradation in noise floor at lower slew rates due to the common-mode noise rejection. However, TI recommends using the highest possible input slew rate for differential clocks to achieve the best noise floor performance at the device outputs.
- (8) Specification is verified by characterization and is not tested in production.
- (9) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.
- (10) Output Enable Time is the number of input clock cycles required for the output to be enabled after REFout_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles required for the output to be disabled after REFout_EN is pulled low. The REFout_EN signal must have an edge transition much faster than that of the input clock period for accurate measurement.

- (11) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.
- (12) Parameter is specified by design, not tested in production.

5.6 Timing Requirements, Propagation Delay, and Output Skew

			MIN	TYP	MAX	UNIT	
t_{PD_HCSL}	Propagation delay CLKin-to-HCSL ⁽¹⁾ ⁽²⁾	$R_T = 50\Omega$ to GND, $C_L \leq 5pF$	295	590	885	ps	
t_{PD_CMOS}	Propagation delay CLKin-to-LVCMOS ⁽¹⁾ ⁽²⁾	$C_L \leq 5pF$	$V_{CCO} = 3.3V$	900	1475	2300	ps
			$V_{CCO} = 2.5V$	1000	1550	2700	
$t_{SK(O)}$	Output skew ⁽¹⁾ ⁽⁹⁾ ⁽⁴⁾	Skew specified between any two CLKouts. Load conditions are the same as propagation delay specifications.		30	50	ps	
$t_{SK(PP)}$	Part-to-part output skew ⁽¹⁾ ⁽²⁾ ⁽³⁾			80	120	ps	

- (1) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.
- (2) Parameter is specified by design, not tested in production.
- (3) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.
- (4) Specification is verified by characterization and is not tested in production.

5.7 Typical Characteristics

Unless otherwise specified: $V_{CC} = 3.3V$, $V_{CCO} = 3.3V$, $T_A = 25^\circ C$, CLKin driven differentially, input slew rate $\geq 3V/ns$.




Figure 5-1. HCSL Output Swing at 250MHz




Figure 5-2. LVCMOS Output Swing at 250MHz




Figure 5-3. Noise Floor vs CLKin Slew Rate at 100MHz




Figure 5-4. Noise Floor vs CLKin Slew Rate at 156.25MHz




Figure 5-5. RMS Jitter vs CLKin Slew Rate at 100MHz




Figure 5-6. RMS Jitter vs CLKin Slew Rate at 156.25MHz

5.7 Typical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3V$, $V_{CCO} = 3.3V$, $T_A = 25^\circ C$, CLKin driven differentially, input slew rate $\geq 3V/ns$.




Figure 5-7. PSRR vs Ripple Frequency at 156.25MHz




Figure 5-8. PSRR vs Ripple Frequency at 312.5MHz




Figure 5-9. Propagation Delay vs Temperature




Figure 5-10. Crystal Power Dissipation vs R_{LIM}

5.7 Typical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3V$, $V_{CC0} = 3.3V$, $T_A = 25^\circ C$, CLKin driven differentially, input slew rate $\geq 3V/ns$.




Figure 5-11. HCSL Phase Noise at 100MHz

6 Parameter Measurement Information

6.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions, causing confusion when reading data sheets or communicating with other engineers. This section addresses the measurement and description of a differential signal so that the reader is able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and noninverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the noninverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground; the signal only exists in reference to the differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.

Figure 6-1 illustrates the two different definitions side-by-side for inputs and Figure 6-2 illustrates the two different definitions side-by-side for outputs. The V_{ID} (or V_{OD}) definition shows the DC levels, V_{IH} and V_{OL} (or V_{OH} and V_{OL}), that the noninverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the noninverting signal voltage potential is now increasing and decreasing above and below the noninverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).




Figure 6-1. Two Different Definitions for Differential Input Signals




Figure 6-2. Two Different Definitions for Differential Output Signals


Refer to the [Common Data Transmission Parameters and Their Definitions](#) application note for more information.

7 Detailed Description

7.1 Overview

The LMK00334 is a 4-output HCSL clock fanout buffer with low additive jitter that can operate up to 400MHz. The device features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of two HCSL outputs, one LVCMOS output, and three independent output buffer supplies. The input selection and output buffer modes are controlled through pin strapping. The device is offered in a 32-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Crystal Power Dissipation vs R_{LIM}

For Figure 5-10, the following applies:

- The typical RMS jitter values in the plots show the total output RMS jitter (J_{OUT}) for each output buffer type and the source clock RMS jitter (J_{SOURCE}). From these values, the Additive RMS Jitter can be calculated as: $J_{ADD} = \text{SQRT}(J_{OUT}^2 - J_{SOURCE}^2)$.
- 20MHz crystal characteristics: Abracon ABL series, AT cut, $C_L = 18\text{pF}$, $C_0 = 4.4\text{pF}$ measured (7pF maximum), $\text{ESR} = 8.5\Omega$ measured (40 Ω maximum), and Drive Level = 1mW maximum (100 μW typical).
- 40MHz crystal characteristics: Abracon ABL S2 series, AT cut, $C_L = 18\text{pF}$, $C_0 = 5\text{pF}$ measured (7pF maximum), $\text{ESR} = 5\Omega$ measured (40 Ω maximum), and Drive Level = 1mW maximum (100 μW typical).

7.3.2 Clock Inputs

The input clock can be selected from CLKin0/CLKin0*, CLKin1/CLKin1*, or OSCin. Clock input selection is controlled using the CLKin_SEL[1:0] inputs as shown in [Table 7-1](#). Refer to [Driving the Clock Inputs](#) for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit starts up and the clock is distributed to all outputs. Refer to [Crystal Interface](#) for more information. Alternatively, OSCin can be driven by a single-ended clock (up to 250MHz) instead of a crystal.

Table 7-1. Input Selection

CLKin_SEL1	CLKin_SEL0	SELECTED INPUT
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	X	OSCin

[Table 7-2](#) shows the output logic state versus input state when either CLKin0/CLKin0* or CLKin1/CLKin1* is selected. When OSCin is selected, the output state is an inverted copy of the OSCin input state.

Table 7-2. CLKin Input vs. Output States

STATE OF SELECTED CLKin	STATE OF ENABLED OUTPUTS
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high

7.3.3 Clock Outputs

The HCSL output buffer for both Bank A and B outputs can be disabled to Hi-Z using the $\overline{\text{CLKout_EN}}$ [1:0] as shown in [Table 7-3](#). For applications where all differential outputs are not needed, any unused output pin must be left floating with a minimum copper length (see the following note) to minimize capacitance and potential coupling and reduce power consumption. If all differential outputs are not used, TI recommends disabling (Hi-Z) the banks to reduce power. Refer to [Termination and Use of Clock Drivers](#) for more information on output interface and termination techniques.

Note

For best soldering practices, the minimum trace length for any unused pin must extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

Table 7-3. Differential Output Buffer Type Selection

$\overline{\text{CLKout_EN}}$	CLKoutX BUFFER TYPE (BANK A AND B)
0	HCSL
1	Disabled (Hi-Z)

7.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the V_{CCO} voltage. REFout can be enabled or disabled using the enable input pin, REFout_EN, as shown in [Table 7-4](#).

Table 7-4. Reference Output Enable

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout is enabled within three cycles (t_{EN}) of the input clock after REFout_EN is toggled high. REFout is disabled within three cycles (t_{DIS}) of the input clock after REFout_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1k Ω load to ground, then the output is pulled to low when disabled.

7.4 Device Functional Modes

7.4.1 V_{CC} and V_{CCO} Power Supplies

The LMK00334 has separate 3.3V core supplies (V_{CC}) and three independent 3.3V or 2.5V output power supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}). Output supply operation at 2.5V enables lower power consumption and output-level compatibility with 2.5V receiver devices. The output levels for HCSL are relatively constant over the specified V_{CCO} range. Refer to [Power Supply Recommendations](#) for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

Note

Take care to verify that the V_{CCO} voltages do not exceed the V_{CC} voltage to prevent turning-on the internal ESD protection circuitry.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

A common PCIe application, such as a server card, consists of several building blocks, which all need a reference clock. In the mostly used Common RefClk architecture, the clock is distributed from a single source to both RX and TX. This requires either a Clock generator with high output count or a buffer like the LMK00334. The buffer simplifies the clocking tree and provides a cost and space-optimized design. While using a buffer to distribute the clock, the additive jitter must be considered. The LMK00334 is an ultra-low additive jitter PCIe clock buffer designed for all current and future PCIe Generations.

8.2 Typical Application




Figure 8-1. Example PCI Express Application

8.2.1 Design Requirements

8.2.1.1 Driving the Clock Inputs

The LMK00334 has two universal inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept DC-coupled, 3.3V or 2.5V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in [Electrical Characteristics](#). The device can accept a wide range of signals because of the wide input common-mode voltage range (V_{CM}) and input voltage swing (V_{ID}) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling can also be employed to shift the input signal to within the V_{CM} range. Refer to [Termination and Use of Clock Drivers](#) for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, the input must have a high slew rate of 3V/ns (differential) or higher. Driving the input with a lower slew rate degrades the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because differential signal input typically provides higher slew rate and common-mode rejection. Refer to the [Noise Floor vs. CLKin Slew Rate](#) and [RMS Jitter vs. CLKin Slew Rate](#) plots in [Typical Characteristics](#).

While TI recommends driving the CLKin/CLKin* pair with a differential signal input, driving the pair with a single-ended clock is possible if the clock conforms to the single-ended input specifications for CLKin pins listed in the [Electrical Characteristics](#). For large single-ended input signals, such as 3.3V or 2.5V LVCMOS, a 50Ω load resistor must be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate must be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4V, so the input can be AC coupled as shown in [Figure 8-2](#). The output impedance of the LVCMOS driver plus R_s must be close to 50Ω to match the characteristic impedance of the transmission line and load termination.




Figure 8-2. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock can also be DC-coupled to CLKinX as shown in [Figure 8-3](#). A 50Ω load resistor must be placed near the CLKin input for signal attenuation and line termination. Because half of the single-ended swing of the driver ($V_{O,PP} / 2$) drives CLKinX, CLKinX* must be externally biased to the midpoint voltage of the attenuated input swing ($(V_{O,PP} / 2) \times 0.5$). The external bias voltage must be within the specified input common mode voltage (V_{CM}) range. This can be achieved using external biasing resistors in the kΩ range (R_{B1} and R_{B2}) or another low-noise voltage reference. This verifies that the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 8-3. Single-Ended LVCMOS Input, DC Coupling With Common-Mode Biasing

If the crystal oscillator circuit is not used, driving the OSCin input with a single-ended external clock as shown in Figure 8-4 is possible. The input clock must be AC-coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin must be left floating. While OSCin provides an alternative input to multiplex an external clock, TI recommends using either universal input (CLKinX) because those inputs offers higher operating frequency, better common-mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 8-4. Driving OSCin With a Single-Ended Input

8.2.1.2 Crystal Interface

The LMK00334 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 8-5.




Figure 8-5. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18pF to 20pF. While C_L is specified for the crystal, the OSCin input capacitance ($C_{IN} = 1\text{pF}$ typical) of the device and PCB stray capacitance (C_{STRAY} is approximately around 1pF to 3pF) can affect the discrete load capacitor values, C_1 and C_2 .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_L = (C_1 \times C_2) / (C_1 + C_2) + C_{IN} + C_{STRAY} \quad (1)$$

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 1 can be rewritten in terms of C_1 only:

$$C_L = C_1^2 / (2 \times C_1) + C_{IN} + C_{STRAY} \quad (2)$$

Finally, solve for C_1 :

$$C_1 = (C_L - C_{IN} - C_{STRAY}) \times 2 \quad (3)$$

Electrical Characteristics provides crystal interface specifications with conditions that verify start-up of the crystal, but the *Electrical Characteristics* does not specify crystal power dissipation. The designer must verify the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level must be held at a sufficient level necessary to start up and maintain steady-state operation.

The power dissipated in the crystal, P_{XTAL} , can be computed by:

$$P_{XTAL} = I_{RMS}^2 \times R_{ESR} \times (1 + C_0/C_L)^2 \quad (4)$$

where

- I_{RMS} is the RMS current through the crystal.
- R_{ESR} is the maximum equivalent series resistance specified for the crystal
- C_L is the load capacitance specified for the crystal
- C_0 is the minimum shunt capacitance specified for the crystal

I_{RMS} can be measured using a current probe (Tektronix CT-6 or equivalent, for example) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in [Figure 8-5](#), an external resistor, R_{LIM} , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5k Ω .

8.2.2 Detailed Design Procedure

8.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers, keep these guidelines in mind for optimum phase noise and jitter performance:

- Transmission line theory must be followed for good impedance matching to prevent reflections.
- Clock drivers must be presented with the proper loads.
 - HCSL drivers are switched current outputs and require a DC path to ground through 50 Ω termination.
- Receivers must be presented with a signal biased to the specified DC bias level (common-mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal must normally be AC coupled.

8.2.2.2 Termination for DC-Coupled Differential Operation

For DC-coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in [Figure 8-6](#). Series resistors, R_s , can be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50 Ω termination resistors.




Figure 8-6. HCSL Operation, DC Coupling

8.2.2.3 Termination for AC-Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Because AC-coupling prevents the driver from providing a DC bias voltage at the receiver, verify that the receiver is biased to the best DC level.

8.2.3 Application Curve




Figure 8-7. HCSL Phase Noise at 100MHz

8.3 Power Supply Recommendations

8.3.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in [Electrical Characteristics](#) can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V_{CC} core supply current (I_{CC_TOTAL}) can be calculated using [Equation 5](#):

$$I_{CC_TOTAL} = I_{CC_CORE} + I_{CC_BANKS} + I_{CC_CMOS} \quad (5)$$

where

- I_{CC_CORE} is the V_{CC} current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I_{CC_HCSL} is the V_{CC} current for Banks A and B
- I_{CC_CMOS} is the V_{CC} current for the LVCMOS output (or 0mA if REFout is disabled).

Because the output supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}) can be powered from three independent voltages, the respective output supply currents ($I_{CCO_BANK_A}$, $I_{CCO_BANK_B}$, and I_{CCO_CMOS}) must be calculated separately.

I_{CCO_BANK} for either Bank A or B can be taken as 50% of the corresponding output supply current specified for two banks (I_{CCO_HCSL}) **provided the output loading matches the specified conditions**. Otherwise, I_{CCO_BANK} must be calculated per bank as shown in [Equation 6](#):

$$I_{CCO_BANK} = I_{BANK_BIAS} + (N \times I_{OUT_LOAD}) \quad (6)$$

where

- I_{BANK_BIAS} is the output bank bias current (fixed value).
- I_{OUT_LOAD} is the DC load current per loaded output pair.
- N is the number of loaded output pairs (N = 0 to 2).

[Table 8-1](#) shows the typical I_{BANK_BIAS} values and I_{OUT_LOAD} expressions for HCSL.

Table 8-1. Typical Output Bank Bias and Load Currents

CURRENT PARAMETER	HCSL
$I_{\text{BANK_BIAS}}$	2.4mA
$I_{\text{OUT_LOAD}}$	$V_{\text{OH}}/R_{\text{T}}$

Once the current consumption is known for each supply, the total power dissipation (P_{TOTAL}) can be calculated by [Equation 7](#):

$$P_{\text{TOTAL}} = (V_{\text{CC}} \times I_{\text{CC_TOTAL}}) + (V_{\text{CCOA}} \times I_{\text{CCO_BANK}}) + (V_{\text{CCOB}} \times I_{\text{CCO_BANK}}) + (V_{\text{CCOC}} \times I_{\text{CCO_CMOS}}) \quad (7)$$

If the device is configured with HCSL outputs, then calculating the power dissipated in any termination resistors ($P_{\text{RT_HCSL}}$) is also necessary. The external power dissipation values can be calculated by [Equation 8](#):

$$P_{\text{RT_HCSL}} \text{ (per HCSL pair)} = V_{\text{OH}}^2 / R_{\text{T}} \quad (8)$$

Finally, the IC power dissipation (P_{DEVICE}) can be computed by subtracting the external power dissipation values from P_{TOTAL} as shown in [Equation 9](#):

$$P_{\text{DEVICE}} = P_{\text{TOTAL}} - N \times P_{\text{RT_HCSL}} \quad (9)$$

where

- N is the number of HCSL output pairs with termination resistors to GND.

8.3.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate **worst-case power dissipation**. In this case, the maximum supply voltage and supply current values specified in [Electrical Characteristics](#) are used:

- Max $V_{CC} = V_{CCO} = 3.465V$. Maximum I_{CC} and I_{CCO} values.
- CLKin0/CLKin0* input is selected.
- Banks A and B are enabled, and all outputs are terminated with 50Ω to GND.
- REFout is enabled with 5pF load.
- $T_A = 85^\circ C$

Using the power calculations from the previous section and *maximum* supply current specifications, the user can compute P_{TOTAL} and P_{DEVICE} .

- From [Equation 5](#): $I_{CC_TOTAL} = 10.5mA + 58.5mA + 5.5mA = 74.5mA$
- From I_{CCO_HCSL} maximum specification: $I_{CCO_BANK} = 50\%$ of $I_{CCO_HCSL} = 40.75mA$
- From [Equation 7](#): $P_{TOTAL} = (3.465V \times 74.5mA) + (3.465V \times 40.75mA) + (3.465V \times 40.75mA) + (3.465V \times 10mA) = 575.2mW$
- From [Equation 8](#): $P_{RT_HCSL} = (0.92V)^2 / 50\Omega = 16.9mW$ (per output pair)
- From [Equation 9](#): $P_{DEVICE} = 575.2mW - (4 \times 16.9mW) = 510.4mW$

In this worst-case example, the IC device dissipates about 510.4mW or 88.7% of the total power (575.2mW), while the remaining 11.3% is dissipated in the termination resistors (64.8mW for 4 pairs). Based on $R_{\theta JA}$ of $38.1^\circ C/W$, the estimate die junction temperature is approximately $19.4^\circ C$ above ambient, or $104.4^\circ C$ when $T_A = 85^\circ C$.

8.3.2 Power Supply Bypassing

The V_{CC} and V_{CCO} power supplies must have a high-frequency bypass capacitor, such as $0.1\mu\text{F}$ or $0.01\mu\text{F}$, placed very close to each supply pin. $1\mu\text{F}$ to $10\mu\text{F}$ decoupling capacitors must also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors must have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

8.3.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so forth. While power supply bypassing helps filter out some of this noise, understanding the effect of power supply ripple on the device performance is important. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00334, the signal can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00334, power supply ripple rejection, or PSRR, is measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal is injected onto the V_{CCO} supply. The PSRR test setup is shown in Figure 8-8.




Figure 8-8. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the V_{CCO} supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the V_{CCO} pins of the device. A limiting amplifier is used to remove amplitude modulation on the differential output clock and convert the signal to a single-ended signal for the phase noise analyzer. The phase spur level measurements are taken for clock frequencies of 156.25MHz and 312.5MHz under the following power supply ripple conditions:

- Ripple amplitude: 100mVpp on $V_{CCO} = 2.5\text{V}$
- Ripple frequencies: 100kHz, 1MHz, and 10MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

$$\text{DJ (ps pk-pk)} = [(2 \times 10^{(\text{PSRR} / 20)}) / (\pi \times f_{\text{CLK}})] \times 10^{12} \quad (10)$$

The *PSRR vs. Ripple Frequency* plots in [Typical Characteristics](#) show the ripple-induced phase spur levels at 156.25MHz and 312.5MHz. The LMK00334 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range. The phase spur levels for HCSL are below -72dBc at 156.25MHz and below -63dBc at 312.5MHz. Using [Equation 10](#), these phase spur levels translate to Deterministic Jitter values of 1.02ps pk-pk at 156.25MHz and 1.44ps pk-pk at 312.5MHz. Testing has shown that the PSRR performance of the device improves for $V_{CCO} = 3.3\text{V}$ under the same ripple amplitude and frequency conditions.

8.4 Layout

8.4.1 Layout Guidelines

For this device, consider the following guidelines:

- For DC-coupled operation of an HCSL driver, terminate with 50Ω to ground near the driver output as shown in [Figure 8-9](#).
- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed. However, soldering to the Thermal Dissipation Pad can be difficult.
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.

8.4.2 Layout Example




Figure 8-9. LMK00334 Layout Example

8.4.3 Thermal Management

Power dissipation in the LMK00334 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature must be limited to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power dissipation times $R_{\theta JA}$ must not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed-circuit board. To maximize the removal of heat from the package, a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to provide adequate heat conduction out of the package.

A recommended land and via pattern is shown in [Figure 8-10](#). More information on soldering WQFN packages can be obtained at: <https://www.ti.com/packaging>.




Figure 8-10. Recommended Land and Via Pattern

To minimize junction temperature, TI recommends building a simple heat sink into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area can be plated or solder coated to prevent corrosion but must not have conformal coating (if possible), which can provide thermal insulation. The vias shown in [Figure 8-10](#) must connect these top and bottom copper layers and to the ground layer. These vias act as *heat pipes* to carry the thermal energy away from the device side of the board to where the thermal energy can be more effectively dissipated.

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documents, see the following:

- Texas Instruments, [Absolute Maximum Ratings for Soldering](#), application notes
- Texas Instruments, [Common Data Transmission Parameters and Their Definitions](#) application note
- Texas Instruments, ["How to Optimize Clock Distribution in PCIe Applications"](#) on the Texas Instruments E2E community forum
- Texas Instruments, [LMK00338EVM User's Guide](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics](#) application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

PCIe® is a registered trademark of PCI-SIG.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (January 2022) to Revision F (August 2025)	Page
• Added PCIe Gen 6 and Gen 7 additive jitter specification to the <i>Features</i> section.....	1
• Updated the PCIe Gen 3 to Gen 5 additive jitter specification in the <i>Features</i> section.....	1
• Added PCIe Gen 6 and Gen 7 additive jitter specification to the <i>Electrical Characteristics</i> section.....	5
• Updated the PCIe Gen 3 to Gen 5 additive jitter specification in the <i>Electrical Characteristics</i> section.....	5

Changes from Revision D (July 2021) to Revision E (January 2022)	Page
• Changed data sheet title.....	1
• Added links to the <i>Applications</i> section.....	1

• Added text to the <i>Description</i> section.....	1
• Added example board layout to <i>Packaging Information</i> section.....	27

Changes from Revision C (July 2017) to Revision D (July 2021)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added PCIe Gen 5.0 to the data sheet.....	1
• Corrected PN in Figure 8-4 and Figure 8-5 to LMK00334.....	18

Changes from Revision B (May 2017) to Revision C (July 2017)	Page
• Added PCIe 4.0 compliance data.....	5

Changes from Revision A (October 2014) to Revision B (May 2017)	Page
• Changed CLKout_EN pin to CLKout_EN throughout the data sheet.....	1
• Add pins 28 and 32 to the <i>Pin Functions</i> table	3
• Moved the storage temperature to the <i>Absolute Maximum Ratings</i> table.....	4
• Added test conditions to the output supply voltage parameter in the <i>Recommended Operating Conditions</i> table.....	5

Changes from Revision * (December 2013) to Revision A (October 2014)	Page
• Added, updated, or renamed the following sections: Device Information Table, <i>Application and Implementation</i> ; <i>Power Supply Recommendations</i> ; <i>Layout</i> ; <i>Device and Documentation Support</i> ; <i>Mechanical, Packaging, and Ordering Information</i>	1
• Changed from 1MHz to 12kHz in <i>Electrical Characteristics</i>	5
• Deleted "The additive jitter The additive RMS jitter was approximated ... ".....	5

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMK00334RTVR	Active	Production	WQFN (RTV) 32	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00334
LMK00334RTVR.A	Active	Production	WQFN (RTV) 32	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00334
LMK00334RTVT	Active	Production	WQFN (RTV) 32	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00334
LMK00334RTVT.A	Active	Production	WQFN (RTV) 32	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	K00334

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMK00334 :

- Automotive : [LMK00334-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00334RTVR	WQFN	RTV	32	1000	177.8	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LMK00334RTVT	WQFN	RTV	32	250	177.8	12.4	5.3	5.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00334RTVR	WQFN	RTV	32	1000	208.0	191.0	35.0
LMK00334RTVT	WQFN	RTV	32	250	208.0	191.0	35.0



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 33
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224386/B 04/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025