

## MUX36xxx 36-V, low-capacitance, low-leakage-current, precision, analog multiplexers


### 1 Features

- Low On-Capacitance
  - MUX36S08: 9.4 pF
  - MUX36D04: 6.7 pF
- Low Input Leakage: 1 pA
- Low Charge Injection: 0.3 pC
- Rail-to-Rail Operation
- Wide Supply Range:  $\pm 5$  V to  $\pm 18$  V, 10 V to 36 V
- Low On-Resistance: 125  $\Omega$
- Transition Time: 92 ns
- Break-Before-Make Switching Action
- EN Pin Connectable to  $V_{DD}$
- Logic Levels: 2 V to  $V_{DD}$
- Low Supply Current: 45  $\mu$ A
- ESD Protection HBM: 2000 V
- Industry-Standard TSSOP and smaller WQFN Package
- For Other Configurations, Refer to:
  - [TMUX6111/ 12/ 13](#) (4 ch. SPST)
  - [TMUX6121/ 22/ 23](#) (2 ch. SPST)
  - [TMUX6119](#) (1 ch. SPDT)
  - [TMUX6136](#) (2 ch. SPDT)
  - [TMUX6104](#) (1 ch. 4:1)

### 2 Applications

- Factory Automation and Industrial Process Controls
- Programmable Logic Controllers (PLC)
- Analog Input Modules
- ATE Test Equipment
- Battery Monitoring Systems

#### Simplified Schematic



### 3 Description

The MUX36S08 and MUX36D04 (MUX36xxx) are modern complementary metal-oxide semiconductor (CMOS) analog multiplexers (muxes). The MUX36S08 offers 8:1 single-ended channels, whereas the MUX36D04 offers differential 4:1 or dual 4:1 single-ended channels. The MUX36S08 and MUX36D04 work equally well with either dual supplies ( $\pm 5$  V to  $\pm 18$  V) or a single supply (10 V to 36 V). They also perform well with symmetric supplies (such as  $V_{DD} = 12$  V,  $V_{SS} = -12$  V), and unsymmetric supplies (such as  $V_{DD} = 12$  V,  $V_{SS} = -5$  V). All digital inputs have TTL-logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range.


The MUX36S08 and MUX36D04 have very low on and off leakage currents, allowing these multiplexers to switch signals from high input impedance sources with minimal error. A low supply current of 45  $\mu$ A enables use in portable applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
MUX36S08	TSSOP (16)	5.00 mm x 4.40 mm
MUX36D04	WQFN (16)	4.00 mm x 4.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

#### Leakage Current vs Temperature



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1 Features</b> .....	1	8.11 Channel-to-Channel Crosstalk .....	21
<b>2 Applications</b> .....	1	8.12 Bandwidth .....	22
<b>3 Description</b> .....	1	8.13 THD + Noise .....	22
<b>4 Revision History</b> .....	2	<b>9 Detailed Description</b> .....	23
<b>5 Device Comparison Table</b> .....	4	9.1 Overview .....	23
<b>6 Pin Configuration and Functions</b> .....	4	9.2 Functional Block Diagram .....	23
<b>7 Specifications</b> .....	6	9.3 Feature Description .....	24
7.1 Absolute Maximum Ratings .....	6	9.4 Device Functional Modes .....	26
7.2 ESD Ratings .....	6		
7.3 Recommended Operating Conditions .....	6		
7.4 Thermal Information .....	7		
7.5 Electrical Characteristics: Dual Supply .....	7	<b>10 Application and Implementation</b> .....	27
7.6 Electrical Characteristics: Single Supply .....	9	10.1 Application Information .....	27
7.7 Typical Characteristics .....	11	10.2 Typical Application .....	27
<b>8 Parameter Measurement Information</b> .....	15	<b>11 Power Supply Recommendations</b> .....	29
8.1 Truth Tables .....	15	<b>12 Layout</b> .....	30
8.2 On-Resistance .....	16	12.1 Layout Guidelines .....	30
8.3 Off-Leakage Current .....	16	12.2 Layout Example .....	30
8.4 On-Leakage Current .....	17		
8.5 Differential On-Leakage Current .....	17	<b>13 Device and Documentation Support</b> .....	31
8.6 Transition Time .....	18	13.1 Documentation Support .....	31
8.7 Break-Before-Make Delay .....	18	13.2 Related Links .....	31
8.8 Turn-On and Turn-Off Time .....	19	13.3 Receiving Notification of Documentation Updates .....	31
8.9 Charge Injection .....	20	13.4 Community Resources .....	31
8.10 Off Isolation .....	21	13.5 Trademarks .....	31
		13.6 Electrostatic Discharge Caution .....	31
		13.7 Glossary .....	31
		<b>14 Mechanical, Packaging, and Orderable</b>	
		<b>Information</b> .....	32

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision C (April 2018) to Revision D

	Page
• Added Feature: For Other Configurations, Refer to .....	1
• Added RRJ (WQFN) package option to the MUX36D08 .....	4
• Changed the WQFN S6 pin number From: 19 To: 9 .....	4
• Added the RRJ package option to the MUX36D04 .....	5
• Added WQFN (RRJ) data to <i>Thermal Information</i> .....	7
• Changed On-resistance drift unit value From: $\Omega$ To: $^{\circ}\text{C}$ .....	7
• Changed $I_{\text{DL(ON)}}$ unit value From: nA To: pA .....	7

### Changes from Revision B (July 2016) to Revision C

	Page
• Added WQFN Package option in Features .....	1
• Added WQFN package option in Device Information .....	1
• Changed Description column of MUX36D04 row in <i>Device Comparison Table</i> .....	4
• Added WQFN (RUM) data to <i>Thermal Information</i> .....	7
• Changed On-resistance drift TYP value From: 0.52 To: 0.64 in <i>Electrical Characteristics: Dual Supply</i> .....	7
• Changed Analog Switch, $I_D$ parameter in <i>Electrical Characteristics: Dual Supply</i> table: split parameter into $I_{D(\text{OFF})}$ and $I_{D(\text{ON})}$ parameters, changed symbols, parameter names, and test conditions .....	7
• Changed Analog Switch, $I_{\text{DL(ON)}}$ parameter test conditions in <i>Electrical Characteristics: Dual Supply</i> table .....	7
• Changed On-resistance drift TYP value From: 0.47 To: 1.13 in <i>Electrical Characteristics: Single Supply</i> .....	9
• Changed Analog Switch, $I_D$ parameter in <i>Electrical Characteristics: Single Supply</i> table: split parameter into $I_{D(\text{OFF})}$ .....	9

---

and $I_{D(ON)}$ parameters, changed symbols, parameter names, and $I_{D(ON)}$ test conditions .....	9
• Changed and swapped data between 25°C and 85°C to fix the typo .....	10
• Changed <a href="#">Figure 30</a> : changed low-voltage level to 0 V.....	18
• Changed <a href="#">Figure 33</a> : added 0 V line, flipped $V_S$ supply symbol.....	20
• Changed <a href="#">Figure 37</a> : changed 5 $V_{RMS}$ marking in <i>Audio Precision</i> box .....	22
• Changed description of MUX36D04 in <i>Overview</i> section.....	23
• Changed <a href="#">Figure 43</a> : changed OPA140 amplifier and charge kickback filter box.....	27

---

<b>Changes from Revision A (January 2016) to Revision B</b>	<b>Page</b>
-------------------------------------------------------------	-------------

• Added differential on-leakage current parameter to <i>Electrical Characteristics</i> table .....	7
• Added <i>Differential On-Leakage Current</i> section.....	17

---

<b>Changes from Original (January 2016) to Revision A</b>	<b>Page</b>
-----------------------------------------------------------	-------------



• Changed from product preview to production data .....	1
---------------------------------------------------------	---

---

## 5 Device Comparison Table

PRODUCT	DESCRIPTION
MUX36S08	8-channel, single-ended analog multiplexer (8:1 mux)
MUX36D04	4-channel differential or dual 4:1 single-ended analog multiplexer (8:2 mux)

## 6 Pin Configuration and Functions




RUM and RRJ have the same package dimension, but different thermal pad dimension and lead finger length.

### Pin Functions: MUX36S08

PIN		FUNCTION	DESCRIPTION
NAME	TSSOP		
A0	1	15	Digital input Address line 0
A1	16	14	Digital input Address line 1
A2	15	13	Digital input Address line 2
D	8	6	Analog input or output Drain pin. Can be an input or output.
EN	2	16	Digital input Active high digital input. When this pin is low, all switches are turned off. When this pin is high, the A[2:0] logic inputs determine which switch is turned on.
GND	14	12	Power supply Ground (0 V) reference
S1	4	2	Analog input or output Source pin 1. Can be an input or output.
S2	5	3	Analog input or output Source pin 2. Can be an input or output.
S3	6	4	Analog input or output Source pin 3. Can be an input or output.
S4	7	5	Analog input or output Source pin 4. Can be an input or output.
S5	12	10	Analog input or output Source pin 5. Can be an input or output.
S6	11	9	Analog input or output Source pin 6. Can be an input or output.
S7	10	8	Analog input or output Source pin 7. Can be an input or output.
S8	9	7	Analog input or output Source pin 8. Can be an input or output.
VDD	13	11	Power supply Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.
VSS	3	1	Power supply Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.
Thermal Pad <sup>(1)</sup>	-	-	Power supply Exposed Pad. The exposed pad is electrically connected to V <sub>SS</sub> internally. Connect EP to V <sub>SS</sub> to achieve rated thermal and ESD performance.


(1) RUM and RRJ have the same package dimension, but different thermal pad dimension and lead finger length.

**MUX36D04: PW Package**  
**16-Pin TSSOP**  
**Top View**



Not to scale

**MUX36D04: RUM and RRJ Package**  
**16-Pin WQFN**  
**Top View**



Not to scale

RUM and RRJ have the same package dimension, but different thermal pad dimension and lead finger length.

### Pin Functions: MUX36D04

PIN			FUNCTION	DESCRIPTION
NAME	TSSOP	WQFN		
A0	1	15	Digital input	Address line 0
A1	16	14	Digital input	Address line 1
DA	8	6	Analog input or output	Drain pin A. Can be an input or output.
DB	9	7	Analog input or output	Drain pin B. Can be an input or output.
EN	2	16	Digital input	Active high digital input. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] logic inputs determine which pair of switches is turned on.
GND	15	13	Power supply	Ground (0 V) reference
S1A	4	2	Analog input or output	Source pin 1A. Can be an input or output.
S2A	5	3	Analog input or output	Source pin 2A. Can be an input or output.
S3A	6	4	Analog input or output	Source pin 3A. Can be an input or output.
S4A	7	5	Analog input or output	Source pin 4A. Can be an input or output.
S1B	13	11	Analog input or output	Source pin 1B. Can be an input or output.
S2B	12	10	Analog input or output	Source pin 2B. Can be an input or output.
S3B	11	9	Analog input or output	Source pin 3B. Can be an input or output.
S4B	10	8	Analog input or output	Source pin 4B. Can be an input or output.
V <sub>DD</sub>	14	12	Power supply	Positive power supply. This pin is the most positive power supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.
V <sub>SS</sub>	3	1	Power supply	Negative power supply. This pin is the most negative power supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.
Thermal Pad <sup>(1)</sup>	-	-	Power supply	Exposed Pad. The exposed pad is electrically connected to VSS internally. Connect EP to V <sub>SS</sub> to achieve rated thermal and ESD performance.

(1) RUM and RRJ have the same package dimension, but different thermal pad dimension and lead finger length.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Voltage	Supply	$V_{DD}$	-0.3	40	V
		$V_{SS}$	-40	0.3	
		$V_{DD} - V_{SS}$		40	
	Digital input pins: <sup>(2)</sup> EN, A0, A1, A2		$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
Analog input pins: <sup>(2)</sup> Sx, SxA, SxB, D, DA, DB			$V_{SS} - 2$	$V_{DD} + 2$	V
Current <sup>(3)</sup>			-30	30	mA
Temperature	Operating, $T_A$		-55	150	°C
	Junction, $T_J$			150	
	Storage, $T_{stg}$		-65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Only one pin at a time

(3) Voltage limits are valid if current is limited to  $\pm 30$  mA.

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 500$	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
$V_{DD}$ <sup>(1)</sup>	Positive power-supply voltage	Dual supply	5		18	V
		Single supply	10		36	
$V_{SS}$ <sup>(2)</sup>	Negative power-supply voltage (dual supply)		-5		-18	V
$V_{DD} - V_{SS}$	Supply voltage		10		36	V
$V_S$	Source pins voltage <sup>(3)</sup>		$V_{SS}$		$V_{DD}$	V
$V_D$	Drain pins voltage		$V_{SS}$		$V_{DD}$	V
$V_{EN}$	Enable pin voltage		$V_{SS}$		$V_{DD}$	V
$V_A$	Address pins voltage		$V_{SS}$		$V_{DD}$	V
$I_{CH}$	Channel current ( $T_A = 25^\circ\text{C}$ )		-25		25	mA
$T_A$	Operating temperature		-40		125	°C

(1) When  $V_{SS} = 0$  V,  $V_{DD}$  can range from 10 V to 36 V.

(2)  $V_{DD}$  and  $V_{SS}$  can be any value as long as  $10 \text{ V} \leq (V_{DD} - V_{SS}) \leq 36 \text{ V}$ .

(3)  $V_S$  is the voltage on all S pins.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	MUX36S08 and MUX36D04			UNIT	
	PW (TSSOP)	RUM (WQFN)	RRJ (WQFN)		
	16 PINS	16 PINS	16 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	103.8	37.3	46.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	36.8	31.6	37.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	49.8	16.2	21.7	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.7	0.5	0.7	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	49.1	16.2	21.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	6.1	6.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics: Dual Supply

at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 15 V, and V<sub>SS</sub> = -15 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG SWITCH</b>					
Analog signal range	T <sub>A</sub> = -40°C to +125°C	V <sub>SS</sub>	V <sub>DD</sub>	V	
R <sub>ON</sub>	V <sub>S</sub> = 0 V, I <sub>CH</sub> = 1 mA	125	170		Ω
	V <sub>S</sub> = ±10 V, I <sub>CH</sub> = 1 mA	145	200		Ω
		230			
		250			
ΔR <sub>ON</sub>	V <sub>S</sub> = ±10 V, I <sub>CH</sub> = 1 mA	2.4	6		Ω
		T <sub>A</sub> = -40°C to +85°C	9		
		T <sub>A</sub> = -40°C to +125°C	11		
R <sub>FLAT</sub>	V <sub>S</sub> = 10 V, 0 V, -10 V	2.4	6		Ω
		T <sub>A</sub> = -40°C to +85°C	53		
		T <sub>A</sub> = -40°C to +125°C	58		
On-resistance drift	V <sub>S</sub> = 0 V	0.64			%/°C
I <sub>S(OFF)</sub>	Switch state is off, V <sub>S</sub> = ±10 V, V <sub>D</sub> = ±10 V <sup>(1)</sup>	-0.04	0.001	0.04	nA
		T <sub>A</sub> = -40°C to +85°C	-0.15	0.15	
		T <sub>A</sub> = -40°C to +125°C	-1.9	1.9	
I <sub>D(OFF)</sub>	Switch state is off, V <sub>S</sub> = ±10 V, V <sub>D</sub> = ±10 V <sup>(1)</sup>	-0.1	0.005	0.1	nA
		T <sub>A</sub> = -40°C to +85°C	-0.5	0.5	
		T <sub>A</sub> = -40°C to +125°C	-2	2	
I <sub>D(ON)</sub>	Switch state is on, V <sub>D</sub> = ±10 V, V <sub>S</sub> = floating	-0.1	0.008	0.1	nA
		T <sub>A</sub> = -40°C to +85°C	-0.5	0.5	
		T <sub>A</sub> = -40°C to +125°C	-3.3	3.3	
I <sub>DL(ON)</sub>	Switch state is on, V <sub>DA</sub> = V <sub>DB</sub> = ±10 V, V <sub>S</sub> = floating	-15	3	15	pA
		T <sub>A</sub> = -40°C to +85°C	-100	100	
		T <sub>A</sub> = -40°C to +125°C	-500	500	
<b>LOGIC INPUT</b>					
V <sub>IH</sub>	Logic voltage high	2			V
V <sub>IL</sub>	Logic voltage low		0.8		V

(1) When V<sub>S</sub> is positive, V<sub>D</sub> is negative, and vice versa.

## Electrical Characteristics: Dual Supply (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15 \text{ V}$ , and  $V_{SS} = -15 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_D$	Input current			0.15		$\mu\text{A}$
<b>SWITCH DYNAMICS<sup>(2)</sup></b>						
$t_{ON}$	Enable turn-on time	$V_S = \pm 10 \text{ V}$ , $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$		88	136	ns
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		144	
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$		151	
$t_{OFF}$	Enable turn-off time	$V_S = \pm 10 \text{ V}$ , $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$		63	75	ns
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		83	
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$		90	
$t_t$	Transition time	$V_S = 10 \text{ V}$ , $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$		92	143	ns
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		151	
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$		157	
$t_{BBM}$	Break-before-make time delay	$V_S = 10 \text{ V}$ , $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	30	54		ns
$Q_J$	Charge injection	$C_L = 1 \text{ nF}$ , $R_S = 0 \Omega$	$V_S = 0 \text{ V}$	0.3		pC
			$V_S = -15 \text{ V} \text{ to } +15 \text{ V}$	$\pm 0.6$		
Off-isolation		$R_L = 50 \Omega$ , $V_S = 1 \text{ V}_{\text{RMS}}$ , $f = 1 \text{ MHz}$	Nonadjacent channel to D, DA, DB	−96		dB
			Adjacent channel to D, DA, DB	−85		
Channel-to-channel crosstalk		$R_L = 50 \Omega$ , $V_S = 1 \text{ V}_{\text{RMS}}$ , $f = 1 \text{ MHz}$	Nonadjacent channels	−96		dB
			Adjacent channels	−88		
$C_{S(OFF)}$	Input off-capacitance	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$		2.4	2.9	pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$	MUX36S08	7.5	8.4	pF
			MUX36D04	4.3	5	
$C_{S(ON)}$ , $C_{D(ON)}$	Output on-capacitance	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$	MUX36S08	9.4	10.6	pF
			MUX36D04	6.7	7.7	
<b>POWER SUPPLY</b>						
$V_{DD}$ supply current		All $V_A = 0 \text{ V}$ or $3.3 \text{ V}$ , $V_S = 0 \text{ V}$ , $V_{EN} = 3.3 \text{ V}$		45	59	$\mu\text{A}$
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		62	
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$		83	
$V_{SS}$ supply current		All $V_A = 0 \text{ V}$ or $3.3 \text{ V}$ , $V_S = 0 \text{ V}$ , $V_{EN} = 3.3 \text{ V}$		25	34	$\mu\text{A}$
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		37	
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$		57	

(2) Specified by design, not subject to production testing.

## 7.6 Electrical Characteristics: Single Supply

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 12\text{ V}$ , and  $V_{SS} = 0\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
<b>ANALOG SWITCH</b>							
Analog signal range	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$V_{SS}$	$V_{DD}$		V	
$R_{ON}$	On-resistance	$V_S = 10\text{ V}$ , $I_{CH} = 1\text{ mA}$	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	235	340	$\Omega$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	390			
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	430			
$\Delta R_{ON}$	On-resistance match	$V_S = 10\text{ V}$ , $I_{CH} = 1\text{ mA}$		3.1	12	$\Omega$	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	19			
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	23			
On-resistance drift	$V_S = 10\text{ V}$			1.13		$^\circ\text{C}$	
$I_{S(OFF)}$	Input leakage current	Switch state is off, $V_S = 1\text{ V}$ and $V_D = 10\text{ V}$ , or $V_S = 10\text{ V}$ and $V_D = 1\text{ V}$ <sup>(1)</sup>		-0.04	0.001	0.04	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.15	0.15	nA	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-1.9	1.9		
$I_{D(OFF)}$	Output off leakage current	Switch state is off, $V_S = 1\text{ V}$ and $V_D = 10\text{ V}$ , or $V_S = 10\text{ V}$ and $V_D = 1\text{ V}$ <sup>(1)</sup>		-0.1	0.005	0.1	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.5	0.5	nA	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-2	2		
$I_{D(ON)}$	Output on leakage current	Switch state is on, $V_D = 1\text{ V}$ and $10\text{ V}$ , $V_S$ = floating		-0.1	0.008	0.1	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.5	0.5	nA	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-3.3	3.3		
<b>LOGIC INPUT</b>							
$V_{IH}$	Logic voltage high			2.0		V	
$V_{IL}$	Logic voltage low				0.8	V	
$I_D$	Input current				0.15	$\mu\text{A}$	
<b>SWITCH DYNAMIC CHARACTERISTICS<sup>(2)</sup></b>							
$t_{ON}$	Enable turn-on time	$V_S = 8\text{ V}$ , $R_L = 300\text{ }\Omega$ , $C_L = 35\text{ pF}$		85	140	ns	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		145		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		149		
$t_{OFF}$	Enable turn-off time	$V_S = 8\text{ V}$ , $R_L = 300\text{ }\Omega$ , $C_L = 35\text{ pF}$		48	83	ns	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		94		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		102		
$t_t$	Transition time	$V_S = 8\text{ V}$ , $C_L = 35\text{ pF}$		87	147	ns	
			$V_S = 8\text{ V}$ , $R_L = 300\text{ }\Omega$ , $C_L = 35\text{ pF}$		153		
			$V_S = 8\text{ V}$ , $R_L = 300\text{ }\Omega$ , $C_L = 35\text{ pF}$		155		
$t_{BBM}$	Break-before-make time delay		$V_S = 8\text{ V}$ , $R_L = 300\text{ }\Omega$ , $C_L = 35\text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	30	54	ns	
$Q_J$	Charge injection	$C_L = 1\text{ nF}$ , $R_S = 0\text{ }\Omega$	$V_S = 6\text{ V}$		0.15	pC	
			$V_S = 0\text{ V}$ to $12\text{ V}$ ,		$\pm 0.4$		
Off-isolation		$R_L = 50\text{ }\Omega$ , $V_S = 1\text{ V}_{\text{RMS}}$ , $f = 1\text{ MHz}$	Nonadjacent channel to D, DA, DB		-96	dB	
			Adjacent channel to D, DA, DB		-85		
Channel-to-channel crosstalk		$R_L = 50\text{ }\Omega$ , $V_S = 1\text{ V}_{\text{RMS}}$ , $f = 1\text{ MHz}$	Nonadjacent channels		-96	dB	
			Adjacent channels		-88		
$C_{S(OFF)}$	Input off-capacitance		$f = 1\text{ MHz}$ , $V_S = 6\text{ V}$		2.7	3.2	pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1\text{ MHz}$ , $V_S = 6\text{ V}$	MUX36S08		9.1	10	pF
			MUX36D04		5	5.7	
$C_{S(ON)}$ , $C_{D(ON)}$	Output on-capacitance	$f = 1\text{ MHz}$ , $V_S = 6\text{ V}$	MUX36S08		10.8	12	pF
			MUX36D04		6.9	8	

(1) When  $V_S$  is  $1\text{ V}$ ,  $V_D$  is  $10\text{ V}$ , and vice versa.

(2) Specified by design; not subject to production testing.

## Electrical Characteristics: Single Supply (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 12\text{ V}$ , and  $V_{SS} = 0\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>					
$V_{DD}$ supply current	All $V_A = 0\text{ V}$ or $3.3\text{ V}$ , $V_S = 0\text{ V}$ , $V_{EN} = 3.3\text{ V}$		42	53	$\mu\text{A}$
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		56		
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		77		
$V_{SS}$ supply current	All $V_A = 0\text{ V}$ or $3.3\text{ V}$ , $V_S = 0\text{ V}$ , $V_{EN} = 3.3\text{ V}$		23	31	$\mu\text{A}$
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		38		
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		51		

## 7.7 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15\text{ V}$ , and  $V_{SS} = -15\text{ V}$  (unless otherwise noted)





Figure 1. On-Resistance vs Source or Drain Voltage



$V_{DD} = 15\text{ V}$ ,  $V_{SS} = -15\text{ V}$

Figure 2. On-Resistance vs Source or Drain Voltage





Figure 3. On-Resistance vs Source or Drain Voltage



$V_{DD} = 12\text{ V}$ ,  $V_{SS} = 0\text{ V}$

Figure 4. On-Resistance vs Source or Drain Voltage




Figure 5. On-Resistance vs Source or Drain Voltage






Figure 6. On-Resistance vs Source or Drain Voltage

## Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15 \text{ V}$ , and  $V_{SS} = -15 \text{ V}$  (unless otherwise noted)



**Figure 7. On-Resistance vs Source or Drain Voltage**




**Figure 8. On-Resistance vs Source or Drain Voltage**




$V_{DD} = 15 \text{ V}$ ,  $V_{SS} = -15 \text{ V}$

**Figure 9. Leakage Current vs Temperature**




$V_{DD} = 12 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$

**Figure 10. Leakage Current vs Temperature**



MUX36S08, source-to-drain

**Figure 11. Charge Injection vs Source Voltage**




MUX36D04, source-to-drain


**Figure 12. Charge Injection vs Source Voltage**

## Typical Characteristics (continued)


at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15\text{ V}$ , and  $V_{SS} = -15\text{ V}$  (unless otherwise noted)




**Figure 13. Charge Injection vs Source or Drain Voltage**




**Figure 14. Turn-On and Turn-Off Times vs Temperature**




**Figure 15. Off Isolation vs Frequency**



**Figure 16. Crosstalk vs Frequency**




**Figure 17. THD+N vs Frequency**



**Figure 18. On Response vs Frequency**

## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15\text{ V}$ , and  $V_{SS} = -15\text{ V}$  (unless otherwise noted)



## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15\text{ V}$ , and  $V_{SS} = -15\text{ V}$  (unless otherwise noted)




Figure 25. Source Current vs Drain Current

## 8 Parameter Measurement Information

### 8.1 Truth Tables

[Table 1](#) and [Table 2](#) show the truth tables for the MUX36S08 and MUX36D04, respectively.

**Table 1. MUX36S08 Truth Table**

EN	A2	A1	A0	STATE
0	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	All channels are off
1	0	0	0	Channel 1
1	0	0	1	Channel 2
1	0	1	0	Channel 3
1	0	1	1	Channel 4
1	1	0	0	Channel 5
1	1	0	1	Channel 6
1	1	1	0	Channel 7
1	1	1	1	Channel 8

(1) X denotes *don't care*..


**Table 2. MUX36D04 Truth Table**

EN	A1	A0	STATE
0	X <sup>(1)</sup>	X <sup>(1)</sup>	All channels are off
1	0	0	Channels 1A and 1B
1	0	1	Channels 2A and 2B
1	1	0	Channels 3A and 3B
1	1	1	Channels 4A and 4B

(1) X denotes *don't care*.

## 8.2 On-Resistance

The on-resistance of the MUX36xxx is the ohmic resistance across the source (Sx, SxA, or SxB) and drain (D, DA, or DB) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in [Figure 26](#). Voltage (V) and current ( $I_{CH}$ ) are measured using this setup, and  $R_{ON}$  is computed as shown in [Equation 1](#):



**Figure 26. On-Resistance Measurement Setup**

$$R_{ON} = V / I_{CH} \quad (1)$$

## 8.3 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

1. Source off-leakage current
2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .


The setup used to measure both off-leakage currents is shown in [Figure 27](#)



**Figure 27. Off-Leakage Measurement Setup**

## 8.4 On-Leakage Current


On-leakage current is defined as the leakage current that flows into or out of the drain pin when the switch is in the on state. The source pin is left floating during the measurement. [Figure 28](#) shows the circuit used for measuring the on-leakage current, denoted by  $I_{D(ON)}$ .



**Figure 28. On-Leakage Measurement Setup**

## 8.5 Differential On-Leakage Current

In case of a differential signal, the on-leakage current is defined as the differential leakage current that flows into or out of the drain pins when the switches are in the on state. The source pins are left floating during the measurement. [Figure 29](#) shows the circuit used for measuring the on-leakage current on each signal path, denoted by  $I_{DA(ON)}$  and  $I_{DB(ON)}$ . The absolute difference between these two currents is defined as the differential on-leakage current  $I_{DL(ON)}$ .



**Figure 29. Differential On-Leakage Measurement Setup**

## 8.6 Transition Time

Transition time is defined as the time taken by the output of the MUX36xxx to rise or fall to 90% of the transition after the digital address signal has fallen or risen to 50% of the transition. Figure 30 shows the setup used to measure transition time, denoted by the symbol  $t_t$ .




Figure 30. Transition-Time Measurement Setup

## 8.7 Break-Before-Make Delay

Break-before-make delay is a safety feature that prevents two inputs from connecting when the MUX36xxx is switching. The MUX36xxx output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 31 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{BBM}$ .





Figure 31. Break-Before-Make Delay Measurement Setup

## 8.8 Turn-On and Turn-Off Time

Turn-on time is defined as the time taken by the output of the MUX36xxx to rise to a 90% final value after the enable signal has risen to a 50% final value. Figure 32 shows the setup used to measure turn-on time. Turn-on time is denoted by the symbol  $t_{ON}$ .


Turn off time is defined as the time taken by the output of the MUX36xxx to fall to a 10% initial value after the enable signal has fallen to a 50% initial value. Figure 32 shows the setup used to measure turn-off time. Turn-off time is denoted by the symbol  $t_{OFF}$ .



**Figure 32. Turn-On and Turn-Off Time Measurement Setup**

## 8.9 Charge Injection


The MUX36xxx have a simple transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_{INJ}$ . Figure 33 shows the setup used to measure charge injection.



**Figure 33. Charge-Injection Measurement Setup**

## 8.10 Off Isolation

Off isolation is defined as the voltage at the drain pin (D, DA, or DB) of the MUX36xxx when a 1-V<sub>RMS</sub> signal is applied to the source pin (Sx, SxA, or SxB) of an off-channel. Figure 34 shows the setup used to measure off isolation. Use Equation 2 to compute off isolation.




**Figure 34. Off Isolation Measurement Setup**

$$\text{Off Isolation} = 20 \cdot \log\left(\frac{V_{\text{OUT}}}{V_s}\right) \quad (2)$$

## 8.11 Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is defined as the voltage at the source pin (Sx, SxA, or SxB) of an off-channel, when a 1-V<sub>RMS</sub> signal is applied at the source pin of an on-channel. Figure 35 shows the setup used to measure, and Equation 3 is the equation used to compute, channel-to-channel crosstalk.




**Figure 35. Channel-to-Channel Crosstalk Measurement Setup**

$$\text{Channel-to-Channel Crosstalk} = 20 \cdot \log\left(\frac{V_{\text{OUT}}}{V_s}\right) \quad (3)$$

## 8.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin of an on-channel, and the output is measured at the drain pin of the MUX36xxx. Figure 36 shows the setup used to measure bandwidth of the mux. Use [Equation 4](#) to compute the attenuation.




**Figure 36. Bandwidth Measurement Setup**

$$\text{Attenuation} = 20 \cdot \log\left(\frac{V_2}{V_1}\right) \quad (4)$$

## 8.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the MUX36xxx varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. Figure 37 shows the setup used to measure THD+N of the MUX36xxx.




**Figure 37. THD+N Measurement Setup**

## 9 Detailed Description

### 9.1 Overview

The MUX36xxx are a family of analog multiplexers. The *Functional Block Diagram* section provides a top-level block diagram of both the MUX36S08 and MUX36D04. The MUX36S08 is an 8-channel, single-ended, analog mux. The MUX36D04 is a 4-channel, differential or dual 4:1, single-ended, analog mux. Each channel is turned on or turned off based on the state of the address lines and enable pin.

### 9.2 Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 Ultralow Leakage Current

The MUX36xxx provide extremely low on- and off-leakage currents. The MUX36xxx are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultralow leakage currents. Figure 38 shows typical leakage currents of the MUX36xxx versus temperature.




Figure 38. Leakage Current vs Temperature

### 9.3.2 Ultralow Charge Injection

The MUX36xxx have a simple transmission gate topology, as shown in Figure 39. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.





Figure 39. Transmission Gate Topology


## Feature Description (continued)

The MUX36xxx have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to as low as 0.3 pC at  $V_S = 0$  V, and  $\pm 0.6$  pC in the full signal range, as shown in Figure 40.



**Figure 40. Source-to-Drain Charge Injection vs Source or Drain Voltage**

The drain-to-source charge injection becomes important when the device is used as a demultiplexer (demux), where D becomes the input and Sx becomes the output. Figure 41 shows the drain-to-source charge injection across the full signal range.



**Figure 41. Drain-to-Source Charge Injection vs Source or Drain Voltage**


### 9.3.3 Bidirectional Operation

The MUX36xxx are operable as both a mux and demux. The source (Sx, SxA, SxB) and drain (D, DA, DB) pins of the MUX36xxx are used either as input or output. Each MUX36xxx channel has very similar characteristics in both directions.

## Feature Description (continued)

### 9.3.4 Rail-to-Rail Operation

The valid analog signal for the MUX36xxx ranges from  $V_{SS}$  to  $V_{DD}$ . The input signal to the MUX36xxx swings from  $V_{SS}$  to  $V_{DD}$  without any significant degradation in performance. The on-resistance of the MUX36xxx varies with input signal, as shown in [Figure 42](#)



**Figure 42. On-Resistance vs Source or Drain Voltage**

## 9.4 Device Functional Modes

When the EN pin of the MUX36xxx is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state irrespective of the state of the address lines. The EN pin can be connected to  $V_{DD}$  (as high as 36 V).

## 10 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The MUX36xxx family offers outstanding input/output leakage currents and ultralow charge injection. These devices operate up to 36 V, and offer true rail-to-rail input and output. The on-capacitance of the MUX36xxx is very low. These features makes the MUX36xxx a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

### 10.2 Typical Application

Figure 43 shows a 16-bit, differential, 4-channel, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion and a high-voltage differential input. The circuit uses the **ADS8864**, a 16-bit, 400-kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision, high-voltage, signal-conditioning front end, and a 4-channel differential mux. This TI Precision Design details the process for optimizing the precision, high-voltage, front-end drive circuit using the MUX36D04, **OPA192** and **OPA140** to achieve excellent dynamic performance and linearity with the ADS8864.



**Figure 43. 16-Bit Precision Multiplexed Data-Acquisition System for High-Voltage Inputs With Lowest Distortion**

## Typical Application (continued)

### 10.2.1 Design Requirements

The primary objective is to design a  $\pm 20$  V, differential, 4-channel, multiplexed, data-acquisition system with lowest distortion using the 16-bit ADS8864 at a throughput of 400 kSPS for a 10-kHz, full-scale, pure, sine-wave input. The design requirements for this block design are:

- System supply voltage:  $\pm 15$  V
- ADC supply voltage: 3.3 V
- ADC sampling rate: 400 kSPS
- ADC reference voltage (REFP): 4.096 V
- System input signal: A high-voltage differential input signal with a peak amplitude of 20 V and frequency ( $f_{IN}$ ) of 10 kHz are applied to each differential input of the mux.


### 10.2.2 Detailed Design Procedure

The purpose of this precision design is to design an optimal, high-voltage, multiplexed, data-acquisition system for highest system linearity and fast settling. The overall system block diagram is illustrated in [Figure 43](#). The circuit is a multichannel, data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, attenuating SAR ADC driver, and the reference driver. The architecture allows fast sampling of multiple channels using a single ADC, providing a low-cost solution. This design systematically approaches each analog circuit block to achieve a 16-bit settling for a full-scale input stage voltage and linearity for a 10-kHz sinusoidal input signal at each input channel.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to [TI Precision Design TIPD151, 16-Bit, 400-kSPS, 4-Channel Multiplexed Data-Acquisition System for High-Voltage Inputs with Lowest Distortion](#).

### 10.2.3 Application Curve




**Figure 44. ADC 16-Bit Linearity Error for the Multiplexed Data-Acquisition Block**

## 11 Power Supply Recommendations

The MUX36xxx operates across a wide supply range of  $\pm 5$  V to  $\pm 18$  V (10 V to 36 V in single-supply mode). They also perform well with unsymmetric supplies such as  $V_{DD} = 12$  V and  $V_{SS} = -5$  V. For reliable operation, use a supply decoupling capacitor ranging between 0.1  $\mu$ F to 10  $\mu$ F at both the VDD and VSS pins to ground.

The on-resistance of the MUX36xxx varies with supply voltage, as illustrated in [Figure 45](#)



**Figure 45. On-Resistance Variation With Supply and Input Voltage**

## 12 Layout

### 12.1 Layout Guidelines

Figure 46 illustrates an example of a PCB layout with the MUX36S08IPW, and Figure 47 illustrates an example of a PCB layout with MUX36D04IPW.

Some key considerations are:

1. Decouple the VDD and VSS pins with a 0.1- $\mu$ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the  $V_{DD}$  and  $V_{SS}$  supplies.
2. Keep the input lines as short as possible. In case of the differential signal, make sure the A inputs and B inputs are as symmetric as possible.
3. Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
4. Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

### 12.2 Layout Example




Figure 46. MUX36S08IPW Layout Example




Figure 47. MUX36D04IPW Layout Example

## 13 Device and Documentation Support

### 13.1 Documentation Support

#### 13.1.1 Related Documentation

- [ADS8664 12-Bit, 500-kSPS, 4- and 8-Channel, Single-Supply, SAR ADCs with Bipolar Input Ranges](#) (SBAS492)
- [OPA140 High-Precision, Low-Noise, Rail-to-Rail Output, 11-MHz JFET Op Amp](#) (SBOS498)
- [OPA192 36-V, Precision, Rail-to-Rail Input/Output, Low Offset Voltage, Low Input Bias Current Op Amp with e-Trim™](#) (SBOS620)

### 13.2 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 3. Related Links**

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MUX36S08	<a href="#">Click here</a>				
MUX36D04	<a href="#">Click here</a>				

### 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 13.6 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">MUX36D04IPW</a>	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C
MUX36D04IPW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C
<a href="#">MUX36D04IPWR</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C
MUX36D04IPWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C
MUX36D04IPWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C
MUX36D04IPWRG4.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C
<a href="#">MUX36D04IRRJR</a>	Active	Production	WQFN (RRJ)   16	3000   LARGE T&R	Yes	POST PLATE AG RING	Level-1-260C-UNLIM	-40 to 125	MUX 36D04
MUX36D04IRRJR.B	Active	Production	WQFN (RRJ)   16	3000   LARGE T&R	Yes	POST PLATE AG RING	Level-1-260C-UNLIM	-40 to 125	MUX 36D04
<a href="#">MUX36D04IRUMR</a>	Active	Production	WQFN (RUM)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36D04
MUX36D04IRUMR.B	Active	Production	WQFN (RUM)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36D04
MUX36D04IRUMRG4	Active	Production	WQFN (RUM)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36D04
MUX36D04IRUMRG4.B	Active	Production	WQFN (RUM)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36D04
<a href="#">MUX36S08IPW</a>	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B
MUX36S08IPW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B
<a href="#">MUX36S08IPWR</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B
MUX36S08IPWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B
MUX36S08IPWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B
MUX36S08IPWRG4.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B
<a href="#">MUX36S08IRRJR</a>	Active	Production	WQFN (RRJ)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36S08
MUX36S08IRRJR.B	Active	Production	WQFN (RRJ)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36S08
<a href="#">MUX36S08IRUMR</a>	Active	Production	WQFN (RUM)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36S08
MUX36S08IRUMR.B	Active	Production	WQFN (RUM)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MUX 36S08

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MUX36D04IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MUX36D04IPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MUX36D04IRRJR	WQFN	RRJ	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MUX36D04IRUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MUX36D04IRUMRG4	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MUX36S08IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MUX36S08IPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MUX36S08IRRJR	WQFN	RRJ	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MUX36S08IRUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MUX36D04IPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
MUX36D04IPWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
MUX36D04IRRJR	WQFN	RRJ	16	3000	367.0	367.0	35.0
MUX36D04IRUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
MUX36D04IRUMRG4	WQFN	RUM	16	3000	367.0	367.0	35.0
MUX36S08IPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
MUX36S08IPWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
MUX36S08IRRJR	WQFN	RRJ	16	3000	367.0	367.0	35.0
MUX36S08IRUMR	WQFN	RUM	16	3000	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
MUX36D04IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
MUX36D04IPW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
MUX36S08IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
MUX36S08IPW.B	PW	TSSOP	16	90	530	10.2	3600	3.5

## PACKAGE OUTLINE

**RRJ0016A**

## **WQFN - 0.8 mm max height**

## PLASTIC QUAD FLATPACK - NO LEAD



4224485/A 08/2018

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT


**RRJ0016A**

## **WQFN - 0.8 mm max height**


#### PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



NON SOLDER MASK  
DEFINED  
(PREFERRED)



## SOLDER MASK DEFINED

## SOLDER MASK DETAILS

4224485/A 08/2018

#### NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**RRJ0016A**

## **WQFN - 0.8 mm max height**

## PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 20X**

EXPOSED PAD 17  
80% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

#### NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

4224485/A 08/2018



# GENERIC PACKAGE VIEW


## RUM 16

## WQFN - 0.8 mm max height

4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224843/A

RUM (S-PQFP-N16)

## PLASTIC QUAD FLATPACK



NOTES: A All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) package configuration

**D** The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the required thermal pad dimensions.

See the Product Data Sheet for details regarding the e

# THERMAL PAD MECHANICAL DATA

RUM (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4209093-2/F 09/15

NOTES: All linear dimensions are in millimeters


## PACKAGE OUTLINE

**PW0016A**



## **TSSOP - 1.2 mm max height**

## SMALL OUTLINE PACKAGE



## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT



PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025