

# OPAx241, OPAx251 Single-Supply, MicroPower Operational Amplifiers

## 1 Features

- OPAx241 family optimized for 5V supply
- OPAx251 family optimized for  $\pm 15\text{V}$  supply
- Micro power:  $I_Q = 25\mu\text{A}$
- Single-supply operation
- Rail-to-rail output (within 50mV)
- Wide supply range
  - Single supply: 2.7V to 36V
  - Dual supply:  $\pm 1.35\text{V}$  to  $\pm 18\text{V}$
- Low offset voltage:  $\pm 250\mu\text{V}$  max
- High common-mode rejection: 124dB
- High open-loop gain: 128dB
- Single, dual, and quad

## 2 Applications

- Battery operated instruments
- Portable devices
- Medical instruments
- Test equipment

## 3 Description

The OPA241, OPA2241, OPA4241 (OPAx241), and OPA251, OPA2251, OPA4251 (OPAx251) devices are specifically designed for battery-powered, portable applications. In addition to very low power consumption ( $25\mu\text{A}$ ), these amplifiers feature low offset voltage, rail-to-rail output swing, high common-mode rejection, and high open-loop gain.

The OPAx241 series is optimized for operation at low power supply voltage while the OPAx251 series is optimized for high-power supplies. Both series can operate from either single (2.7V to 36V) or

dual supplies ( $\pm 1.35\text{V}$  to  $\pm 18\text{V}$ ). The input common-mode voltage range extends 200mV less than the negative supply—an excellent choice for single-supply applications.


The OPAx241 and OPAx251 are unity-gain stable and can drive large capacitive loads. Special design considerations makes sure that these products are easy to use. High performance is maintained as the amplifiers swing to the specified limits. Because the initial offset voltage ( $\pm 250\mu\text{V}$  max) is so low, user adjustment is usually not required. However, external trim pins are provided for special applications (single versions only).

The OPAx241 and OPAx251 are fully specified from  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  and operate from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .

### Device Information

PART NUMBER	CHANNELS	PACKAGE <sup>(1)</sup>
OPA241	Single	D (SOIC, 8)
		P (PDIP, 8)
OPA2241	Dual	D (SOIC, 8)
		P (PDIP, 8)
OPA4241	Quad	N (PDIP, 14)
		D (SOIC, 14)
OPA251	Single	D (SOIC, 8)
OPA2251	Dual	P (PDIP, 8)
		D (SOIC, 8)
OPA4251	Quad	D (SOIC, 14)

(1) For more information, see [Section 9](#).



**High-Common-Mode, Low-Power Difference Amplifier**



## Table of Contents

<b>1 Features</b> .....	1	5.8 Typical Characteristics.....	11
<b>2 Applications</b> .....	1	<b>6 Application and Implementation</b> .....	16
<b>3 Description</b> .....	1	6.1 Applications Information.....	16
<b>4 Pin Configuration and Functions</b> .....	3	<b>7 Device and Documentation Support</b> .....	19
<b>5 Specifications</b> .....	5	7.1 Receiving Notification of Documentation Updates....	19
5.1 Absolute Maximum Ratings.....	5	7.2 Support Resources.....	19
5.2 Recommended Operating Conditions.....	5	7.3 Trademarks.....	19
5.3 Thermal Information for OPA241 and OPA251.....	6	7.4 Electrostatic Discharge Caution.....	19
5.4 Thermal Information for OPA2241 and OPA2251.....	6	7.5 Glossary.....	19
5.5 Thermal Information for OPA4241 and OPA4251.....	6	<b>8 Revision History</b> .....	19
5.6 Electrical Characteristics for $V_S = 2.7V$ to $5V$ .....	7	<b>9 Mechanical, Packaging, and Orderable Information</b> ..	20
5.7 Electrical Characteristics for $V_S = \pm 15V$ .....	9		

## 4 Pin Configuration and Functions




Figure 4-1. OPA241 and OPA251: D Package, 8-Pin SOIC and P Package, 8-Pin PDIP (Top View)

Table 4-1. Pin Functions: OPA241 and OPA251

PIN		TYPE	DESCRIPTION
NAME	NO.		
+IN	3	Input	Noninverting input
-IN	2	Input	Inverting input
NC	8	—	No internal connection (can be left floating)
OUT	6	Output	Output
TRIM	1, 5	—	External offset voltage adjustment. See <a href="#">Section 6.1.2</a> .
V+	7	Power	Positive (highest) power supply
V-	4	Power	Negative (lowest) power supply





Figure 4-2. OPA2241 and OPA2251: D Package, 8-Pin SOIC, and P Package, 8-Pin PDIP (Top View)

Table 4-2. Pin Functions: OPA2241 and OPA2251

PIN		TYPE	DESCRIPTION
NAME	NO.		
+IN A	3	Input	Noninverting input, channel A
+IN B	5	Input	Noninverting input, channel B
-IN A	2	Input	Inverting input, channel A
-IN B	6	Input	Inverting input, channel B
OUT A	1	Output	Output, channel A
OUT B	7	Output	Output, channel B
V+	8	Power	Positive (highest) power supply
V-	4	Power	Negative (lowest) power supply



**Figure 4-3. OPA4241 and OPA4251: D Package, 14-Pin SOIC (Top View)**

**Pin Functions: OPA4241 and OPA4251**

PIN		TYPE	DESCRIPTION
NAME	NO.		
+IN A	3	Input	Noninverting input, channel A
+IN B	5	Input	Noninverting input, channel B
+IN C	10	Input	Noninverting input, channel C
+IN D	12	Input	Noninverting input, channel D
-IN A	2	Input	Inverting input, channel A
-IN B	6	Input	Inverting input, channel B
-IN C	9	Input	Inverting input, channel C
-IN D	13	Input	Inverting input, channel D
OUT A	1	Output	Output, channel A
OUT B	7	Output	Output, channel B
OUT C	8	Output	Output, channel C
OUT D	14	Output	Output, channel D
V+	4	Power	Positive (highest) power supply
V-	11	Power	Negative (lowest) power supply

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>S</sub>	Supply voltage, V <sub>S</sub> = (V+) – (V–)	Single supply		36	V
		Dual supply		±18	
	Signal input pin voltage	Common-mode <sup>(2)</sup>	(V–) – 0.5	(V+) + 0.5	V
		Differential <sup>(3)</sup>		±0.5	
	Output short-circuit <sup>(4)</sup>		Continuous		
T <sub>A</sub>	Operating temperature		–55	125	°C
T <sub>J</sub>	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		–55	125	°C
	Lead temperature (soldering, 10s)			300	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input terminals are diode-clamped to the power supply rails. Current-limit input signals that can swing more than 0.5V beyond the supply rails to 5mA or less.
- (3) Input terminals are anti-parallel diode-clamped to each other. Current-limit input signals that cause differential voltage swings of more than ±0.5V to 5mA or less.
- (4) Short-circuit to ground, one amplifier per package.

### 5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>S</sub>	Supply voltage, V <sub>S</sub> = (V+) – (V–)	Single supply	2.7	30	36	V
		Dual supply	±1.35	±15	±18	
T <sub>A</sub>	Operating temperature		–40		+85	°C

### 5.3 Thermal Information for OPA241 and OPA251

THERMAL METRIC <sup>(1)</sup>		OPA241 AND OPA251		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	150	100	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	67.6	N/A	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	75.4	N/A	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	15.1	N/A	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	74.2	N/A	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 5.4 Thermal Information for OPA2241 and OPA2251

THERMAL METRIC <sup>(1)</sup>		OPA2241 AND OPA2251		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	150	100	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	61.0	N/A	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	68.3	N/A	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.8	N/A	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	67.4	N/A	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 5.5 Thermal Information for OPA4241 and OPA4251

THERMAL METRIC <sup>(1)</sup>		OPA4241 AND OPA4251		UNIT
		D (SOIC)	P (PDIP)	
		14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	100	80	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	N/A	N/A	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	N/A	N/A	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	N/A	N/A	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	N/A	N/A	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.6 Electrical Characteristics for $V_S = 2.7V$ to $5V$

at  $T_A = 25^\circ C$ ,  $V_{CM} = V_{OUT} = \text{midsupply}$ , and  $R_L = 100k\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>							
$V_{OS}$	Input offset voltage	OPAx241			$\pm 50$	$\pm 250$	$\mu V$
			$T_A = -40^\circ C$ to $+85^\circ C$		$\pm 100$	$\pm 400$	
		OPAx251			$\pm 100$		
			$T_A = -40^\circ C$ to $+85^\circ C$		$\pm 130$		
$dV_{OS}/dT$	Input offset voltage drift	$T_A = -40^\circ C$ to $+85^\circ C$	OPAx241		$\pm 0.4$		$\mu V/^\circ C$
			OPAx251		$\pm 0.6$		
PSRR	Power supply rejection ratio	$V_S = 2.7V$ to $36V$			$\pm 3$	$\pm 30$	$\mu V/V$
			$T_A = -40^\circ C$ to $+85^\circ C$				
	Channel separation, (dual, quad)				0.3		$\mu V/V$
<b>INPUT BIAS CURRENT</b>							
$I_B$	Input bias current <sup>(1)</sup>				-4	-20	nA
		$T_A = -40^\circ C$ to $+85^\circ C$				-25	
$I_{OS}$	Input offset current				$\pm 0.1$	$\pm 2$	nA
		$T_A = -40^\circ C$ to $+85^\circ C$					
<b>NOISE</b>							
	Input voltage noise	$f = 0.1Hz$ to $10Hz$			1.7		$\mu V_{PP}$
$e_n$	Input voltage noise density	$f = 1kHz$			65		$nV/\sqrt{Hz}$
$i_n$	Input current noise density	$f = 1kHz$			40		$fA/\sqrt{Hz}$
<b>INPUT VOLTAGE</b>							
$V_{CM}$	Common-mode voltage			-0.2		(V+) - 0.8	V
CMRR	Common-mode rejection ratio	$-0.2V < V_{CM} < (V+) - 0.8V$		80	106		dB
		$0V < V_{CM} < (V+) - 0.8V$ , $T_A = -40^\circ C$ to $+85^\circ C$		80			
<b>INPUT IMPEDANCE</b>							
$Z_{IN}$	Input impedance	Differential			10    3.75		$M\Omega$    pF
		Common-mode			1    4		$G\Omega$    pF
<b>OPEN-LOOP GAIN</b>							
$A_{OL}$	Open-loop voltage gain	$(V-) + 100mV < V_O < (V+) - 100mV$			100	120	dB
			$T_A = -40^\circ C$ to $+125^\circ C$			100	
		$(V-) + 200mV < V_O < (V+) - 200mV$ , $R_L = 10k\Omega$			100	120	
			$T_A = -40^\circ C$ to $+125^\circ C$			100	
<b>FREQUENCY RESPONSE</b>							
GBW	Gain-bandwidth product				35		kHz
SR	Slew rate	$V_S = 5V$ , $G = 1V/V$			0.01		$V/\mu s$
	Overload recovery time	$V_S = V_{IN} \times G$			80		$\mu s$

## 5.6 Electrical Characteristics for $V_S = 2.7V$ to $5V$ (continued)

at  $T_A = 25^\circ C$ ,  $V_{CM} = V_{OUT} = \text{mid supply}$ , and  $R_L = 100k\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OUTPUT</b>							
	Voltage output swing from rail <sup>(2)</sup>	$A_{OL} > 70dB$			50		mV
		$A_{OL} > 100dB$			75	100	
			$T_A = -40^\circ C$ to $+85^\circ C$				
		$A_{OL} > 100dB, R_L = 10k\Omega,$				100	
$T_A = -40^\circ C$ to $+85^\circ C$					200		
$I_{SC}$	Short-circuit current	Source, $V_S = 5V$		Single	4		mA
				Dual and Quad	4		
		Sink, $V_S = 5V$		Single	-24		
				Dual and Quad	-24		
$C_{LOAD}$	Capacitive load drive			See <i>Typical Characteristics</i>			
<b>POWER SUPPLY</b>							
$I_Q$	Quiescent current per amplifier	$I_O = 0mA$			$\pm 25$	$\pm 30$	$\mu A$
				$T_A = -40^\circ C$ to $+85^\circ C$			

- (1) The negative sign indicates input bias current flows out of the input terminals.  
 (2) Output voltage swings are measured between the output and power supply rails.



## 5.7 Electrical Characteristics for $V_S = \pm 15V$

at  $T_A = 25^\circ C$ ,  $V_{CM} = V_{OUT} = \text{midsupply}$ , and  $R_L = 100k\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
<b>OFFSET VOLTAGE</b>								
$V_{OS}$	Input offset voltage	OPAx241			$\pm 100$		$\mu V$	
			$T_A = -40^\circ C$ to $+85^\circ C$		$\pm 150$			
		OPAx251			$\pm 50$	$\pm 250$		
			$T_A = -40^\circ C$ to $+85^\circ C$		$\pm 100$	$\pm 300$		
$dV_{OS}/dT$	Input offset voltage drift	$T_A = -40^\circ C$ to $+85^\circ C$	OPAx241		$\pm 0.6$		$\mu V/^\circ C$	
			OPAx251		$\pm 0.5$			
PSRR	Power supply rejection ratio	$V_S = 2.7V$ to $36V$			$\pm 3$	$\pm 30$	$\mu V/V$	
			$T_A = -40^\circ C$ to $+85^\circ C$					$\pm 30$
	Channel separation, (dual, quad)				0.3		$\mu V/V$	
<b>INPUT BIAS CURRENT</b>								
$I_B$	Input bias current <sup>(1)</sup>				-4	-20	nA	
		$T_A = -40^\circ C$ to $+85^\circ C$				-25		
$I_{OS}$	Input offset current				$\pm 0.1$	$\pm 2$	nA	
		$T_A = -40^\circ C$ to $+85^\circ C$						$\pm 2$
<b>NOISE</b>								
	Input voltage noise	$f = 0.1Hz$ to $10Hz$			1.7		$\mu V_{PP}$	
$e_n$	Input voltage noise density	$f = 1kHz$			65		$nV/\sqrt{Hz}$	
$i_n$	Input current noise density	$f = 1kHz$			40		$fA/\sqrt{Hz}$	
<b>INPUT VOLTAGE</b>								
$V_{CM}$	Common-mode voltage			$(V-) - 0.2$		$(V+) - 0.8$	V	
CMRR	Common-mode rejection ratio	$-15.2V < V_{CM} < (V+) - 14.2V$		100	124		dB	
		$-15V < V_{CM} < (V+) - 14.2V$	$T_A = -40^\circ C$ to $+85^\circ C$	100				
<b>INPUT IMPEDANCE</b>								
$Z_{IN}$	Input impedance	Differential			$10 \parallel 3.75$		$M\Omega \parallel pF$	
		Common-mode			$1 \parallel 4$		$G\Omega \parallel pF$	
<b>OPEN-LOOP GAIN</b>								
$A_{OL}$	Open-loop voltage gain	$(V-) + 250mV < V_O < (V+) - 250mV$			100	128	dB	
				$T_A = -40^\circ C$ to $+85^\circ C$	100			
		$(V-) + 300mV < V_O < (V+) - 300mV$ , $R_L = 20k\Omega$			100	128		
				$T_A = -40^\circ C$ to $+85^\circ C$	100			
<b>FREQUENCY RESPONSE</b>								
GBW	Gain-bandwidth product				30		kHz	
SR	Slew rate	$V_S = 5V$ , $G = 1V/V$			0.01		$V/\mu s$	
	Overload recovery time	$V_S = V_{IN} \times G$			75		$\mu s$	

## 5.7 Electrical Characteristics for $V_S = \pm 15V$ (continued)


at  $T_A = 25^\circ C$ ,  $V_{CM} = V_{OUT} = \text{mid supply}$ , and  $R_L = 100k\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
<b>OUTPUT</b>								
	Voltage output swing from rail <sup>(2)</sup>	$A_{OL} > 100dB$			50		mV	
		$A_{OL} > 100dB$			75	250		
				$T_A = -40^\circ C \text{ to } +85^\circ C$				250
		$A_{OL} > 100dB, R_L = 20k\Omega,$			100	300		
				$T_A = -40^\circ C \text{ to } +85^\circ C$		300		
$I_{SC}$	Short-circuit current	Source		Single	4		mA	
				Dual	4			
		Sink		Single	-21			
				Dual	-27			
$C_{LOAD}$	Capacitive load drive			See <i>Typical Characteristics</i>				
<b>POWER SUPPLY</b>								
$I_Q$	Quiescent current per amplifier	$I_O = 0mA$			$\pm 27$	$\pm 38$	$\mu A$	
				$T_A = -40^\circ C \text{ to } +85^\circ C$		$\pm 45$		


- (1) The negative sign indicates input bias current flows out of the input terminals.  
 (2) Output voltage swings are measured between the output and power supply rails.

### 5.8 Typical Characteristics


at  $T_A = +25^\circ\text{C}$ ,  $R_L = 100\text{k}\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15\text{V}$ ), and curves apply to OPA241 and OPA251 (unless otherwise specified)




**Figure 5-1. Open-Loop Gain and Phase vs Frequency**




**Figure 5-2. Power Supply and Common-mode Rejection Ratio vs Frequency**




**Figure 5-3. Channel Separation vs Frequency**



**Figure 5-4. Input Voltage Noise Spectral Density vs Frequency**



**Figure 5-5. Input Current Noise Spectral Density vs Frequency**



**Figure 5-6. Quiescent Current vs Supply Voltage**

### 5.8 Typical Characteristics (continued)

at  $T_A = +25^\circ\text{C}$ ,  $R_L = 100\text{k}\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15\text{V}$ ), and curves apply to OPA241 and OPA251 (unless otherwise specified)




Figure 5-7. Quiescent Current vs Temperature




Figure 5-8. Input Bias Current vs Temperature




Figure 5-9. Input Bias Current vs Input Common-mode Voltage




Figure 5-10. Short-circuit Current vs Temperature




Figure 5-11. Common-mode Rejection vs Temperature






Figure 5-12. Open-loop Gain and Power Supply Rejection vs Temperature

### 5.8 Typical Characteristics (continued)


at  $T_A = +25^\circ\text{C}$ ,  $R_L = 100\text{k}\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15\text{V}$ ), and curves apply to OPA241 and OPA251 (unless otherwise specified)




**Figure 5-13. Output Voltage Swing vs Output Current**




**Figure 5-14. Open-loop Gain vs Output Voltage Swing**




**Figure 5-15. Maximum Output Voltage vs Frequency**



**Figure 5-16. OPA241 Series Offset Voltage Production Distribution**



**Figure 5-17. OPA241 Series Offset Voltage Drift Production Distribution**



**Figure 5-18. OPA251 Series Offset Voltage Production Distribution**

## 5.8 Typical Characteristics (continued)

at  $T_A = +25^\circ\text{C}$ ,  $R_L = 100\text{k}\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15\text{V}$ ), and curves apply to OPA241 and OPA251 (unless otherwise specified)




Figure 5-19. OPA251 Series Offset Voltage Drift Production Distribution




Figure 5-20. Quiescent Current Product Distribution




Figure 5-21. Quiescent Current Production Distribution




Figure 5-22. OPA241 Small-Signal Step Response




Figure 5-23. OPA241 Large-Signal Step Response





Figure 5-24. OPA251 Small-Signal Step Response

## 5.8 Typical Characteristics (continued)

at  $T_A = +25^\circ\text{C}$ ,  $R_L = 100\text{k}\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15\text{V}$ ), and curves apply to OPA241 and OPA251 (unless otherwise specified)



2ms/div

$V_S = \pm 15\text{V}$ ,  $G = +1$ ,  $R_L = 100\text{k}\Omega$ ,  $C_L = 500\text{pF}$

**Figure 5-25. OPA251 Large-Signal Step Response**

## 6 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 6.1 Applications Information


The OPAx241 and OPAx251 series are unity-gain stable and designed for a wide range of general-purpose applications. Bypass power-supply pins with 0.01 $\mu$ F ceramic capacitors.

#### 6.1.1 Operating Voltage

The OPAx241 series is laser-trimmed for low offset voltage and drift at a low supply voltage ( $V_S = 5V$ ). The OPAx251 series is trimmed for  $\pm 15V$  operation. Both series operate over the full voltage range (2.7V to 36V or  $\pm 1.35V$  to  $\pm 18V$ ) with some compromises in offset voltage and drift performance. However, all other parameters have similar performance. Key parameters are production tested over the specified temperature range of  $-40^\circ C$  to  $+85^\circ C$ . Most behavior remains unchanged throughout the full operating voltage range. The typical characteristics curves show parameters that vary significantly with operating voltage or temperature.

#### 6.1.2 Offset Voltage Trim

As previously mentioned, the OPAx241 series offset voltage is laser-trimmed at 5V. The OPAx251 series is trimmed at  $\pm 15V$ . The initial offset is so low that user adjustment is usually not required. However, the OPA241 and OPA251 (single op-amp versions) provide offset voltage trim connections on pins 1 and 5. [Figure 6-1](#) shows how the offset voltage can be adjusted by connecting a potentiometer. Only use this adjustment to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling offset can degrade the offset drift behavior of the op amp. While predicting the exact change in drift is not possible, the effect is usually small.



**Figure 6-1. OPA241 and OPA251 Offset Voltage Trim Circuit**

#### 6.1.3 Capacitive Load and Stability

The OPAx241 series and OPAx251 series can drive a wide range of capacitive loads. However, all op amps under certain conditions can be unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability.

[Figure 6-2](#) and [Figure 6-3](#) show the regions where the OPAx241 series and OPAx251 series have the potential for instability. As shown, the unity gain configuration with low supplies is the most susceptible to the effects of capacitive load. With  $V_S = 5V$ ,  $G = 1$ , and  $I_{OUT} = 0$ , operation remains stable with load capacitance up to approximately 200pF. Increasing a combination of supply voltage, output current, and gain significantly improves capacitive load drive. For example, increasing the supplies to  $\pm 15V$  and gain to 10 drives approximately 2700pF.



Figure 6-4 shows one method to improve capacitive load drive in the unity gain configuration by inserting a resistor inside the feedback loop. This reduces ringing with large capacitive loads while maintaining dc accuracy. For example, with  $V_S = \pm 1.35V$  and  $R_S = 5k\Omega$ , the OPAx241 series and OPAx251 series perform well with capacitive loads in excess of 1000pF. Without the series resistor, the capacitive load drive is typically 200pF for these conditions. However, this method results in a slight reduction of output voltage swing.




Figure 6-2. Stability—Capacitive Load vs Output Current for Low Supply Voltage




Figure 6-3. Stability—Capacitive Load vs Output Current for  $\pm 15V$  Supplies





Figure 6-4. Series Resistor in Unity Gain Configuration Improves Capacitive Load Drive



NOTE: Low and high-side sensing circuits can be used independently.

**Figure 6-5. Low-Side and High-Side Battery Current Sensing**

## 7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 7.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 7.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 7.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 7.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision * (September 2000) to Revision A (June 2024)</b>	<b>Page</b>
• Updated the numbering format for tables, figures, and cross-references throughout document.....	1
• Added the <i>Device Information</i> table, and the <i>Pin Configuration and Functions</i> , <i>Recommended Operating Conditions</i> , <i>Thermal Information</i> , <i>Electrical Characteristics</i> , <i>Application and Implementation</i> , <i>Device and Documentation Support</i> , <i>Revision History</i> , and <i>Mechanical, Packaging, and Orderable Information</i> sections..	1
• Added new figure to <i>Description</i> .....	1
• Updated pin names.....	3
• Changed input voltage noise from 1μV <sub>PP</sub> to 1.7μV <sub>PP</sub> .....	7
• Changed input voltage noise density from 45nV/√Hz to 65nV/√Hz .....	7
• Changed input impedance differential capacitance from 2pF to 3.75pF.....	7
• Changed overload recovery from 60μs to 80μs.....	7
• Changed short-circuit current from –30mA to –24mA for dual and quad.....	7
• Changed short-circuit current sink from –50mA to –27mA.....	9
• Deleted <i>Input Voltage and Current Noise Spectral Density vs Frequency</i> from <i>Typical Characteristics</i> .....	11
• Added Figure 5-4, <i>Input Voltage Noise Spectral Density vs Frequency</i> and Figure 5-5, <i>Input Current Noise Spectral Density vs Frequency</i> .....	11

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2241PA	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2241PA	<a href="#">Samples</a>
OPA2241PAG4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2241PA	<a href="#">Samples</a>
OPA2241UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 2241UA	
OPA2241UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2241UA	<a href="#">Samples</a>
OPA2251PA	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2251PA	<a href="#">Samples</a>
OPA2251PAG4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA2251PA	<a href="#">Samples</a>
OPA2251UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 2251UA	
OPA2251UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2251UA	<a href="#">Samples</a>
OPA241PA	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		OPA241PA	<a href="#">Samples</a>
OPA241UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 241UA	
OPA241UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 241UA	<a href="#">Samples</a>
OPA251UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA 251UA	
OPA251UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 251UA	<a href="#">Samples</a>
OPA4241PA	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	OPA4241PA	<a href="#">Samples</a>
OPA4241UA	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4241UA	<a href="#">Samples</a>
OPA4241UA/2K5	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4241UA	<a href="#">Samples</a>
OPA4251UA	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	<a href="#">Samples</a>
OPA4251UA/2K5	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2241UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2251UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA241UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA251UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4241UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4251UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2241UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA2251UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA241UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA251UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
OPA4241UA/2K5	SOIC	D	14	2500	356.0	356.0	35.0
OPA4251UA/2K5	SOIC	D	14	2500	356.0	356.0	35.0



**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
OPA2241PA	P	PDIP	8	50	506	13.97	11230	4.32
OPA2241PAG4	P	PDIP	8	50	506	13.97	11230	4.32
OPA2241UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA2241UAG4	D	SOIC	8	75	506.6	8	3940	4.32
OPA2251PA	P	PDIP	8	50	506	13.97	11230	4.32
OPA2251PAG4	P	PDIP	8	50	506	13.97	11230	4.32
OPA2251UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA2251UAG4	D	SOIC	8	75	506.6	8	3940	4.32
OPA241PA	P	PDIP	8	50	506	13.97	11230	4.32
OPA241UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA241UAG4	D	SOIC	8	75	506.6	8	3940	4.32
OPA4241PA	N	PDIP	14	25	506	13.97	11230	4.32
OPA4241UA	D	SOIC	14	50	506.6	8	3940	4.32
OPA4251UA	D	SOIC	14	50	506.6	8	3940	4.32



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - $\triangle D$  The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated