

## **Video/Imaging Fixed Point Digital Signal Processor**

**Check for Samples: [SM320DM642-EP](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=sm320dm642-ep)**

## <span id="page-0-0"></span>**1 SM320DM642-EP Video/Imaging Fixed-Point Digital Signal Processor**

- - **– One Assembly/Test/Fabrication Site – VelociTI.2™ Increased Orthogonality**
- **• Enhanced Diminishing Manufacturing Sources • L1/L2 Memory Architecture (DMS) Support – 128K Bit (16K Byte) L1P Program Cache**
- **(Direct Mapped) • Enhanced Product-Change Notification**
- 
- **Set-Associative) • High-Performance Digital Media Processor – 2M Bit (256K Byte) L2 Unified Mapped – 2 ns, 1.67 ns, 1.39 ns Instruction Cycle Time**
	- **– <sup>500</sup> MHz, <sup>600</sup> MHz, <sup>720</sup> MHz Clock Rate Allocation) (500/600 MHz devices are product preview**
	-
	- **– Glueless Interface to Asynchronous – 4000 MIPS, 4800 MIPS, 5760 MIPS**
	-
- **• VelociTI.2™ Extensions to VelociTI™ ZBT SRAM, and FIFO) Advanced Very Long Instruction Word (VLIW)**
	- **– Eight Highly Independent Functional Units**
		- **• Six ALUs (32/40 Bit), Each Supports • 10/100 Mbps Ethernet MAC (EMAC) Single <sup>32</sup> Bit, Dual <sup>16</sup> Bit, or Quad <sup>8</sup> Bit Arithmetic – IEEE 802.3 Compliant per Clock Cycle**
		- **– Media Independent Interface (MII) • Two Multipliers Support Four 16 × 16-Bit or Eight 8 × 8 Bit Multiplies and One Receive (RX) Channel (16 Bit Results) per Clock Cycle • Management Data Input/Output (MDIO)**
	- **– Load-Store Architecture With Non-Aligned • Three Configurable Video Ports**
	- **– 64 32-Bit General-Purpose Registers Decoder and Encoder Devices**
	- **– Instruction Packing Reduces Code Size – Supports Multiple Resolutions/Video Stds**
	-
- - **– Byte Addressable (8/16/32/64 Bit Data) • Host Port Interface (HPI) [32/16 Bit]**
	-
	-
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited exterided temperature range. This includes, but is not limited  $-$  **Eight Serial Data Pins**<br>to, Highly Accelerated Stress Test (HAST) or biased 85/85,<br>temperature cycle, autoclave or unbiased HAST,  $-$  **Wide Variety of 1<sup>2**</sup> **– Wide Variety of I 2** temperature cycle, autoclave or unbiased HAST, **S and Similar Bit Stream** electromigration, bond intermetallic life, and mold compound **Format** life. Such qualification testing should not be viewed as Internation of this component beyond specified<br>  $\begin{array}{r}$  **integrated Digital Audio I/F Transmitter**<br>
performance and environmental limits.<br> **Component Bullets Supports S/PDIF, IEC60958-1, AES-3, C**
- **• Controlled Baseline – Normalization, Saturation, Bit-Counting**
	-
	- -
- **• Qualification Pedigree**(1) **– 128K Bit (16K Byte) L1D Data Cache (2-Way**
	- **RAM/Cache (Flexible RAM/Cache**
	- **• Endianess: Little Endian, Big Endian only)**
	- **– 64 Bit External Memory Interface (EMIF) – Eight 32-Bit Instructions/Cycle**
	- **Memories (SRAM and EPROM) and – Fully Software-Compatible With C64x™ Synchronous Memories (SDRAM, SBSRAM,**
		- **• 1024M-Byte Total Addressable External TMS320C64x™ DSP Core Memory Space**
		- **• Enhanced Direct-Memory-Access (EDMA) With VelociTI.2™ Extensions: Controller (64 Independent Channels)**
			- -
				-
			- **Multiplies (32 Bit Results) per Clock Cycle – Eight Independent Transmit (TX) Channels**
				-
				-
		- **Support – Provide a Glueless I/F to Common Video**
			-
	- **– All Instructions Conditional • VCXO Interpolated Control Port (VIC)**
- **• Instruction Set Features – Supports Audio/Video Synchronization**
	-
	- **– 8-Bit Overflow Protection • 32 Bit/66 MHz, 3.3-V Peripheral Component – Bit Field Extract, Set, Clear Interconnect (PCI) Master/Slave Interface**
		- industry standards to ensure reliable operation over an **• Multichannel Audio Serial Port (McASP)**
			-
			-
			- $Supports$  S/PDIF, IEC60958-1, AES-3, CP-430

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆA Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. <sup>2</sup>C64x, VelociTI.2, VelociTI, TMS320C64x, C6000, TMS320C6000, DM64x, C62x, TMS320C62x, TMS320C67x, Code Composer Studio,

DSP/BIOS, XDS, TMS320 are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

Texas **STRUMENTS** 

- 
- **• Two Multichannel Buffered Serial Ports (GDK Suffix), 0.8 mm Ball Pitch**
- 
- 
- 
- 

**Formats Scan-Compatible**

- **• Inter-Integrated Circuit (I<sup>2</sup>C Bus™) • 548 Pin Ball Grid Array (BGA) Package**
- **(McBSPs) • 548-Pin Ball Grid Array (BGA) Package • Three 32 Bit General Purpose Timers (GNZ and ZNZ Suffixes), 1.0 mm Ball Pitch**
- **• 0.13** m**m/6 Level Cu Metal Process (CMOS) • Sixteen General Purpose I/O (GPIO) Pins**
	- **• 3.3 V I/O, 1.2 V Internal (-500) • Flexible PLL Clock Generator**
- **• 3.3 V I/O, 1.4 V Internal (A-500, A-600, -600, • IEEE-1149.1 (JTAG) Boundary- -720)**

The C64x™ DSPs (including the SM320DM642-EP device) are the highest-performance fixed-point DSP generation in the C6000™ DSP platform. The DM642 device is based on the second-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture (VelociTI.2™) developed by Texas Instruments (TI), making these DSPs an excellent choice for digital media applications. The C64x is a code-compatible member of the C6000 DSP platform.

With performance of up to 5760 million instructions per second (MIPS) at a clock rate of 720 MHz, the DM642 device offers cost-effective solutions to high-performance DSP programming challenges. The DM642 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x™ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs)—with VelociTI.2™ extensions. The VelociTI.2 extensions in the eight functional units include new instructions to accelerate the performance in video and imaging applications and extend the parallelism of the VelociTI™ architecture. The DM642 can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 2880 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 5760 MMACS. The DM642 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000 DSP platform devices.

The DM642 uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 128-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 128-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of an 2-Mbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. The peripheral set includes: three configurable video ports; a 10/100 Mbps Ethernet MAC (EMAC); a management data input/output (MDIO) module; a VCXO interpolated control port (VIC); one multichannel buffered audio serial port (McASP0); an inter-integrated circuit (I2C) Bus module; two multichannel buffered serial ports (McBSPs); three 32-bit general-purpose timers; a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a peripheral component interconnect (PCI); a 16-pin general-purpose input/output port (GP0) with programmable interrupt/event generation modes; and a 64-bit glueless external memory interface (EMIFA), which is capable of interfacing to synchronous and asynchronous memories and peripherals.

The DM642 device has three configurable video port peripherals (VP0, VP1, and VP2). These video port peripherals provide a glueless interface to common video decoder and encoder devices. The DM642 video port peripherals support multiple resolutions and video standards (e.g., CCIR601, ITU-BT.656, BT.1120, SMPTE 125M, 260M, 274M, and 296M).

These three video port peripherals are configurable and can support either video capture and/or video display modes. Each video port consists of two channels — A and B with a 5120-byte capture/display buffer that is splittable between the two channels.

For more details on the Video Port peripherals, see the TMS320C64x™ DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide (literature number SPRU629).



The McASP0 port supports one transmit and one receive clock zone, with eight serial data pins that can be individually allocated to any of the two zones. The serial port supports time-division multiplexing on each pin from 2 to 32 time slots. The DM642 has sufficient bandwidth to support all eight serial data pins transmitting a 192-kHz stereo signal. Serial data in each zone may be transmitted and received on multiple serial data pins simultaneously and formatted in a multitude of variations on the Philips Inter-IC Sound  $(I^2S)$  format.

In addition, the McASP0 transmitter may be programmed to output multiple S/PDIF, IEC60958, AES-3, CP-430 encoded data channels simultaneously, with a single RAM containing the full implementation of user data and channel status fields.

McASP0 also provides extensive error-checking and recovery features, such as the bad clock detection circuit for each high-frequency master clock which verifies that the master clock is within a programmed frequency range.

The VCXO interpolated control (VIC) port provides digital-to-analog conversion with resolution from 9-bits to up to 16-bits. The output of the VIC is a single bit interpolated D/A output.For more details on the VIC port, see the TMS320C64x™ DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide (literature number SPRU629).

The ethernet media access controller (EMAC) provides an efficient interface between the DM642 DSP core processor and the network. The DM642 EMAC support both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex, with hardware flow control and quality of service (QOS) support. The DM642 EMAC makes use of a custom interface to the DSP core that allows efficient data transmission and reception. For more details on the EMAC, see the TMS320C6000™ DSP Ethernet Media Access Controller (EMAC) / Management Data Input/Output (MDIO) Module Reference Guide (literature number SPRU628).

The management data input/output (MDIO) module continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system. Once a PHY candidate has been selected by the DSP, the MDIO module transparently monitors its link state by reading the PHY status register. Link change events are stored in the MDIO module and can optionally interrupt the DSP, allowing the DSP to poll the link status of the device without continuously performing costly MDIO accesses. For more details on the MDIO, see the TMS320C6000™ DSP Ethernet Media Access Controller (EMAC) / Management Data Input/Output (MDIO) Module Reference Guide (literature number SPRU628).

The I2C0 port on the DM642 allows the DSP to easily control peripheral devices and communicate with a host processor. In addition, the standard multichannel buffered serial port (McBSP) may be used to communicate with serial peripheral interface (SPI) mode peripheral devices.

The DM642 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

#### <span id="page-2-0"></span>**1.1 Device Compatibility**

The DM642 device is a code-compatible member of the C6000 DSP platform.

The C64x DSP generation of devices has a diverse and powerful set of peripherals.

For more detailed information on the device compatibility and similarities/differences among the DM642 and other C64x devices, see the TMS320DM642 Technical Overview (literature number SPRU615).

### **1.2 Functional Block Diagram**

[Figure](#page-3-0) 1-1 shows the functional block diagram of the DM642 device.

<span id="page-3-1"></span>

- A. McBSPs: Framing Chips H.100, MVIP, SCSA, T1, E1; AC97 Devices; SPI Devices; Codecs
- <span id="page-3-0"></span>B. The Video Port 0 (VP0) peripheral is muxed with the McBSP0 peripheral and the McASP0 control pins. The Video Port 1 (VP1) peripheral is muxed with the McBSP1 peripheral and the McASP0 data pins. The PCI peripheral is muxed with the HPI(32/16), EMAC, and MDIO peripherals. For more details on the multiplexed pins of these peripherals, see the Device Configurations section of this data sheet.

#### **Figure 1-1. Functional Block Diagram**



Texas<br>Instruments



#### **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



#### **EXAS STRUMENTS**

### <span id="page-5-0"></span>**2 Device Overview**

#### <span id="page-5-1"></span>**2.1 Device Characteristics**

[Table](#page-5-2) 2-1 provides an overview of the DM642 DSP. The table shows significant features of the DM642 device, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin count.

<span id="page-5-2"></span>

#### **Table 2-1. Characteristics of the DM642 Processor**

(1) On this DM64x™ device, the rated EMIF speed affects only the SDRAM interface on the EMIF. For more detailed information, see the EMIF device speed portion of this data sheet. The 500MHz and 600MHz speed devices are product preview only.

(2) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

#### <span id="page-6-0"></span>**2.2 CPU (DSP Core) Description**

The CPU fetches VelociTI advanced very-long instruction words (VLIWs) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C64x CPUs from other VLIW architectures. The C64x VelociTI.2 extensions add enhancements to the SM320C62x DSP VelociTI architecture. These enhancements include:

- Register file enhancements
- Data path extensions
- Quad 8-bit and dual 16-bit extensions with data flow enhancements
- Additional functional unit hardware
- Increased orthogonality of the instruction set
- Additional instructions that reduce code size and increase register flexibility

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 32 32-bit registers for a total of 64 general-purpose registers. In addition to supporting the packed 16-bit and 32-/40-bit fixed-point data types found in the C62x<sup>™</sup> VelociTI™ VLIW architecture, the C64x register files also support packed 8-bit data and 64-bit fixed-point data types. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the functional block and CPU (DSP core) diagram, and [Figure](#page-8-0) 2-1]. The four functional units on each side of the CPU can freely share the 32 registers belonging to that side. Additionally, each side features a "data cross path"—a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. The C64x CPU pipelines data-cross-path accesses over multiple clock cycles. This allows the same register to be used as a data-cross-path operand by multiple functional units in the same execute packet. All functional units in the C64x CPU can access operands via the data cross path. Register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle. On the C64x CPU, a delay clock is introduced whenever an instruction attempts to read a register via a data cross path if that register was updated in the previous clock cycle.

In addition to the C62x DSP fixed-point instructions, the C64x DSP includes a comprehensive collection of quad 8-bit and dual 16-bit instruction set extensions. These VelociTI.2 extensions allow the C64x CPU to operate directly on packed data to streamline data flow and increase instruction set efficiency. This is a key factor for video and imaging applications.

Another key feature of the C64x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C64x .D units can load and store bytes (8 bits), half-words (16 bits), and words (32 bits) with a single instruction. And with the new data path extensions, the C64x .D unit can load and store doublewords (64 bits) with a single instruction. Furthermore, the non-aligned load and store instructions allow the .D units to access words and doublewords on any byte boundary. The C64x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 64 registers. Some registers, however, are singled out to support specific addressing modes or to hold the condition for conditional instructions (if the condition is not automatically "true").



The two .M functional units perform all multiplication operations. Each of the C64x .M units can perform two 16 x 16-bit multiplies or four 8 x 8-bit multiplies per clock cycle. The .M unit can also perform 16 x 32-bit multiply operations, dual 16  $\times$  16-bit multiplies with add/subtract operations, and quad 8  $\times$  8-bit multiplies with add operations. In addition to standard multiplies, the C64x .M units include bit-count, rotate, Galois field multiplies, and bidirectional variable shift hardware.

The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle. The arithmetic and logical functions on the C64x CPU include single 32-bit, dual 16-bit, and quad 8-bit operations.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. A C64x DSP device enhancement now allows execute packets to cross fetch-packet boundaries. In the TMS320C62x™/ TMS320C67x™ DSP devices, if an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. In the C64x DSP device, the execute boundary restrictions have been removed, thereby, eliminating all of the NOPs added to pad the fetch packet, and thus, decreasing the overall code size. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes, half-words, or doublewords. All load and store instructions are byte-, half-word-, word-, or doubleword-addressable.

For more details on the C64x CPU functional units enhancements, see the following documents:

- TMS320C6000™ CPU and Instruction Set Reference Guide (literature number SPRU189)
- TMS320C64x™ Technical Overview (literature number SPRU395)





XAS

**STRUMENTS** 



<span id="page-8-0"></span>**Figure 2-1. TMS320C64x™ CPU (DSP Core) Data Paths**

Texas<br>Instruments

### **2.2.1 CPU Core Registers**





Device Overview Copyright © 2007–2010, Texas Instruments Incorporated



#### **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010





Copyright © 2007–2010, Texas Instruments Incorporated Device Overview 11



#### **Table 2-2. L2 Cache Registers (C64x) (continued)**





**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

#### <span id="page-12-0"></span>**2.3 Memory Map Summary**

[Table](#page-12-1) 2-3 shows the memory map address ranges of the DM642 device. Internal memory is always located at address 0 and can be used as both program and data memory. The external memory address ranges in the DM642 device begin at the hex address location 0x8000 0000 for EMIFA.

<span id="page-12-1"></span>

#### **Table 2-3. DM642 Memory Map Summary**

Copyright © 2007–2010, Texas Instruments Incorporated and Device Overview 13

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



#### **Table 2-3. DM642 Memory Map Summary (continued)**





#### **2.3.1 L2 Architecture Expanded**

[Figure](#page-14-0) 2-2 shows the detail of the L2 architecture on the DM642 device. For more information on the L2MODE bits, see the cache configuration (CCFG) register bit field descriptions in the TMS320C64x™ Two-Level Internal Memory Reference Guide (literature number SPRU610).



<span id="page-14-0"></span>**Figure 2-2. DM642 L2 Architecture Memory Configuration**



#### <span id="page-15-0"></span>**2.4 Bootmode**

The DM642 device resets using the active-low signal RESET. While RESET is low, the device is held in reset and is initialized to the prescribed reset state. Refer to reset timing for reset timing characteristics and states of device pins during reset. The release of RESET starts the processor running with the prescribed device configuration and boot mode.

The DM642 has three types of boot modes:

• Host boot

If host boot is selected, upon release of RESET, the CPU is internally "stalled" while the remainder of the device is released. During this period, an external host can initialize the CPU's memory space as necessary through the host interface, including internal configuration registers, such as those that control the EMIF or other peripherals. For the DM642 device, the HPI peripheral is used for host boot if PCI  $EN = 0$ , and the PCI peripheral is used if PCI  $EN = 1$ . Once the host is finished with all necessary initialization, it must set the DSPINT bit in the HPIC register to complete the boot process. This transition causes the boot configuration logic to bring the CPU out of the "stalled" state. The CPU then begins execution from address 0. The DSPINT condition is not latched by the CPU, because it occurs while the CPU is still internally "stalled". Also, DSPINT brings the CPU out of the "stalled" state only if the host boot process is selected. All memory may be written to and read by the host. This allows for the host to verify what it sends to the DSP if required. After the CPU is out of the "stalled" state, the CPU needs to clear the DSPINT, otherwise, no more DSPINTs can be received.

• EMIF boot (using default ROM timings)

Upon the release of  $\overline{\text{REST}}$ , the 1K-Byte ROM code located in the beginning of  $\overline{\text{CE1}}$  is copied to address 0 by the EDMA using the default ROM timings, while the CPU is internally "stalled". The data should be stored in the endian format that the system is using. In this case, the EMIF automatically assembles consecutive 8-bit bytes to form the 32-bit instruction words to be copied. The transfer is automatically done by the EDMA as a single-frame block transfer from the ROM to address 0. After completion of the block transfer, the CPU is released from the "stalled" state and starts running from address 0.

#### • No boot

With no boot, the CPU begins direct execution from the memory located at address 0. Note: operation is undefined if invalid code is located at address 0.

### **2.5 Pin Assignments**

### <span id="page-15-1"></span>**2.5.1 Pin Map**

[Figure](#page-16-0) 2-3 through [Figure](#page-19-0) 2-6 show the DM642 pin assignments in four quadrants (A, B, C, and D).



#### **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



<span id="page-16-0"></span>



#### SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**







**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



**Figure 2-5. DM642 Pin Map [Quadrant C]**

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**





**Figure 2-6. DM642 Pin Map [Quadrant D]**

<span id="page-19-0"></span>20 Device Overview Copyright © 2007–2010, Texas Instruments Incorporated



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

#### **2.5.2 Signal Groups Description**



- A. These pins are muxed with the GP0 pins and by default these signals function as clocks (CLKOUT4 or CLKOUT6). To use these muxed pins as GPIO signals, the appropriate GPIO register bits (GPxEN and GPxDIR) must be properly enabled and configured. For more details, see the Device Configurations section of this data sheet.
- B. These pins are GP0 pins that can also function as external interrupt sources (EXT\_INT[7:4]). Default after reset is EXT\_INTx or GPIO as input-only.
- C. These GP0 pins are muxed with the PCI peripheral pins and by default these signals are set up to no function with both the GPIO and PCI pin functions disabled. For more details on these muxed pins, see the Device Configurations section of this data sheet.

**Figure 2-7. CPU and Peripheral Signals**

Texas **INSTRUMENTS** 

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



**Figure 2-8. EMIFA/VIC Peripheral Signals**



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



- A. These HPI pins are muxed with the PCI peripheral. By default, these signals function as HPI. For more details on these muxed pins, see the Device Configurations section of this data sheet.
- B. These PCI pins (excluding PCBE0 and XSP\_CS) are muxed with the HPI or MDIO or GP0 peripherals. By default, these signals function as HPI and no function, respectively. For more details on these muxed pins, see the Device Configurations section of this data sheet.
- C. These HPI/PCI data pins (HD[31:16/AD[31:16]) are muxed with the EMAC peripheral. By default, these pins function as HPI. For more details on the EMAC pin functions, see the Ethernet MAC (EMAC) peripheral signals section and the terminal functions table portions of this data sheet.

#### **Figure 2-9. HPI/PCI Peripheral Signals**



SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



A. These McBSP1 and McBSP0 pins are muxed with the Video Port 1 (VP1) and Video Port 0 (VP0) peripherals, respectively. By default, these signals function as VP1 and VP0, respectively. For more details on these muxed pins, see the Device Configurations section of this data sheet.





**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



- A. These EMAC pins are muxed with the upper data pins of the HPI or PCI peripherals. By default, these signals function as HPI. For more details on these muxed pins, see the Device Configurations section of this data sheet.
- B. These MDIO pins are muxed with the PCI peripherals. By default, these signals function as PCI. For more details on these muxed pins, see the Device Configurations section of this data sheet.

**Figure 2-11. EMAC/MDIO Peripheral Signals**

Texas



- A. Channel A supports: BT.656 (8/10-bit), Y/C Video (16/20-bit), RAW Video (16/20-bit) display modes and BT.656 (8/10-bit), Y/C Video (16/20-bit), RAW Video (16/20-bit), and TSI (8-bit) capture modes.
- B. Channel B supports: BT.656 (8/10-bit), RAW Video (8/10-bit) capture modes and can display synchronized RAW Video data with Channel A.
- C. The same STCLK signal is used for all three video ports (VP0, VP1, and VP2).

#### **Figure 2-12. Video Port 0 Peripheral Signals**



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



- A. Channel A supports: BT.656 (8/10-bit), Y/C Video (16/20-bit), RAW Video (16/20-bit) display modes and BT.656 (8/10-bit), Y/C Video (16/20-bit), RAW Video (16/20-bit), and TSI (8-bit) capture modes.
- B. Channel B supports: BT.656 (8/10-bit), RAW Video (8/10-bit) capture modes and can display synchronized RAW Video data with Channel A.
- C. The same STCLK signal is used for all three video ports (VP0, VP1, and VP2).

#### **Figure 2-13. Video Port 1 Peripheral Signals**

**NSTRUMENTS** 

Texas



- A. Channel A supports: BT.656 (8/10-bit), Y/C Video (16/20-bit), RAW Video (16/20-bit) display modes and BT.656 (8/10-bit), Y/C Video (16/20-bit), RAW Video (16/20-bit) and TSI (8-bit) capture modes.
- B. Channel B supports: BT.656 (8/10-bit), RAW Video (8/10-bit) capture modes and can display synchronized RAW Video data with Channel A.
- C. The same STCLK signal is used for all three video ports (VP0, VP1, and VP2).

#### **Figure 2-14. Video Port 2 Peripheral Signals**



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

## **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**



**(Transmit/Receive Data Pins) (Transmit/Receive Data Pins)**

- NOTES: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module. Bolded and Italicized text within parentheses denotes the function of the pins in an audio system.
- A. The McASPs' Error Detect function detects underruns, overruns, early/late frame syncs, DMA errors, and external mute input.

#### **Figure 2-15. McASP0 Peripheral Signals**

### **2.5.3 Terminal Functions**

[Table](#page-29-0) 2-4, the terminal functions table, identifies the external signal names, the associated pin (ball) numbers along with the mechanical package designator, the pin type (I, O/Z, or I/O/Z), whether the pin has any internal pullup/pulldown resistors and a functional pin description. For more detailed information on device configuration, peripheral selection, multiplexed/shared pins, and debugging considerations, see the Device Configurations section of this data sheet.

# **RUMENTS**

**NSTRUMENTS** 

**FXAS** 

#### **Table 2-4. Terminal Functions**

<span id="page-29-0"></span>

(1)  $I =$  Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2) IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.<br>(4) PLLV is not part of external voltage supply. See the Clock PLL section for information on how to connect thi

PLLV is not part of external voltage supply. See the Clock PLL section for information on how to connect this pin.

(5) The EMU0 and EMU1 pins are internally pulled up with 30-kΩ resistors; therefore, for emulation and normal operation, no external pullup/pulldown resistors are necessary. However, for boundary scan operation, pull down the EMU1 and EMU0 pins with a dedicated  $1 - kΩ$  resistor.



Texas<br>Instruments

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010





(6) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

Copyright © 2007–2010, Texas Instruments Incorporated **Device Overview** 31

Texas<br>Instruments





(7) These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

32 Device Overview Copyright © 2007–2010, Texas Instruments Incorporated



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

#### **Table 2-4. Terminal Functions (continued)**



Texas<br>Instruments

kia.




















# **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**















**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010













#### **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010









# **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010





















#### **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010





Texas<br>Instruments



# **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**



## **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010







#### **2.6 Development**

#### **2.6.1 Development Support**

TI offers an extensive line of development tools for the TMS320C6000 DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000 DSP-based applications:

#### **Software Development Tools:**

Code Composer Studio™ Integrated Development Environment (IDE): including Editor

C/C++/Assembly Code Generation, and Debug plus additional development tools

Scalable, Real-Time Foundation Software ( DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application.

#### **Hardware Development Tools:**

Extended Development System ( XDS™) Emulator (supports C6000 DSP multiprocessor system debug) EVM (Evaluation Module)

For a complete listing of development-support tools for the TMS320C6000 DSP platform, visit the TI web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.



## **2.6.2 Device Support**

#### **2.6.2.1 Device and Development-Support Tool Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g., **TMS**320DM642AGDKA5). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- **TMS** Fully qualified production device

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GDK), the temperature range (for example, "A" is the extended temperature range), and the device speed range in megahertz (for example, 5 is 500 MHz). [Figure](#page-51-0) 2-16 provides a legend for reading the complete device name for any TMS320C6000 DSP platform member.

The ZNZ is the Pb-free package version of the GNZ package.

For device part numbers and further ordering information for DM642 in the GDK, GNZ, and ZNZ package types, see the TI website [\(http://www.ti.com\)](http://www.ti.com) or contact your TI sales representative.

# **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

**NSTRUMENTS** 

Ifxas



- A. The extended temperature "A version" devices may have different operating conditions than the commercial temperature devices. For more details, see the recommended operating conditions portion of this data sheet.
- B. BGA = Ball Grid Array
- C. The ZNZ mechanical package designator represents the version of the GDK package, respectively, with Pb-free balls. For more detailed information, see the Mechanical Data section of this document.
- D. For actual device part numbers (P/Ns) and ordering information, see the TI website [\(www.ti.com\).](http://www.ti.com)

### **Figure 2-16. DM64x™ DSP Device Nomenclature (Including the SM320DM642AGDKI7-EP Device)**

#### <span id="page-51-0"></span>**2.6.2.2 Documentation Support**

Extensive documentation supports all TMS320™ DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000 DSP devices:

The TMS320C6000™ CPU and Instruction Set Reference Guide (literature number SPRU189) describes the C6000™ DSP CPU (core) architecture, instruction set, pipeline, and associated interrupts.

The TMS320C6000™ DSP Peripherals Overview Reference Guide (literature number SPRU190) provides an overview and briefly describes the functionality of the peripherals available on the C6000™ DSP platform of devices. This document also includes a table listing the peripherals available on the C6000 devices along with literature numbers and hyperlinks to the associated peripheral documents.

The TMS320C64x™ Technical Overview (literature number SPRU395) gives an introduction to the C64x™ digital signal processor, and discusses the application areas that are enhanced by the C64x™ DSP VelociTI.2™ VLIW architecture.

The TMS320C64x™ DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide (literature number SPRU629) describes the functionality of the Video Port and VIC Port peripherals.

The TMS320C6000™ DSP Multichannel Audio Serial Port (McASP) Reference Guide (literature number SPRU041) describes the functionality of the McASP peripheral.

TMS320C6000™ DSP Inter-Integrated Circuit (I2C) Module Reference Guide (literature number SPRU175) describes the functionality of the  $I^2C$  peripheral.

TMS320C6000™ DSP Ethernet Media Access Controller (EMAC)/ Management Data Input/Output (MDIO) Module Reference Guide (literature number SPRU628) describes the functionality of the EMAC and MDIO peripherals.



TMS320DM642™ Technical Overview (literature number SPRU615) describes the DM642 architecture including details of its peripherals. This document also shows several example applications such as using the DM642 device in development of IP phones, video-on-demand set-top boxes, and surveillance digital video recorders.

The TMS320DM642™ Digital Signal Processor Silicon Errata (literature number SPRZ196) describes the known exceptions to the functional specifications for particular silicon revisions of the DM642 device.

The TMS320DM64x™ Power Consumption Summary application report (literature number SPRA962) discusses the power consumption for user applications with the DM642 DSP devices.

The TMS320DM642™ Hardware Designer's Resource Guide (literature number SPRAA51) is organized by development flow and functional areas to make design efforts as seamless as possible. This document includes getting started, board design, system testing, and checklists to aid in initial designs and debug efforts. Each section of this document includes pointers to valuable information including: technical documentation, models, symbols, and reference designs for use in each phase of design. Particular attention is given to peripheral interfacing and system-level design concerns.

The Using IBIS Models for Timing Analysis application report (literature number SPRA839) describes how to properly use IBIS models to attain accurate timing analysis for a given system.

The tools support documentation is electronically available within the Code Composer Studio Integrated Development Environment (IDE). For a complete listing of C6000 DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at <http://www.ti.com> uniform resource locator (URL).

#### **2.6.2.3 Device Silicon Revision**

The device silicon revision can be determined by the "Die PG code" marked on the top of the package. For more detailed information on the DM642 silicon revision, package markings, and the known exceptions to the functional specifications as well as any usage notes, refer to the device-specific silicon errata: TMS320DM642™ Digital Signal Processor Silicon Errata (literature number SPRZ196).



## **3 Device Configurations**

On the DM642 device, bootmode and certain device configurations/peripheral selections are determined at device reset, while other device configurations/peripheral selections are software-configurable via the peripheral configurations register (PERCFG) [address location 0x01B3F000] after device reset.

## **3.1 Configurations at Reset**

For DM642 proper device operation, GP0[0] (pin M5) **must** remain low, **do not** oppose the internal pulldown (IPD).

## **3.1.1 Peripheral Selection at Device Reset**

Some DM642 peripherals share the same pins (internally muxed) and are mutually exclusive (i.e., HPI, general-purpose input/output pins GP0[15:9], PCI and its internal EEPROM, EMAC, and MDIO). Other DM642 peripherals (i.e., the Timers, I2C0, and the GP0[7:0] pins), are always available.

• HPI, GP0[15:9], PCI, EEPROM (internal to PCI), EMAC, and MDIO peripherals

The PCI\_EN and MAC\_EN pins are latched at reset. They determine specific peripheral selection, summarized in [Table](#page-53-1) 3-1. For further clarification of the HPI vs. EMAC configuration, see Table 3-2.

**Table 3-1. PCI\_EN, HD5, and MAC\_EN Peripheral Selection (HPI, GP0[15:9], PCI, EMAC, and MDIO)**

<span id="page-53-0"></span>

	<b>PERIPHERAL SELECTION</b>			<b>PERIPHERALS SELECTED</b>					
PCI EN <b>Pin [E2]</b>	<b>PCI EEAI</b> <b>Pin [L5]</b>	HD <sub>5</sub> <b>Pin [Y1]</b>	<b>MAC EN</b> <b>Pin [C5]</b>	<b>HPI Data</b> Lower	<b>HPI Data</b> <b>Upper</b>	32-Bit PCI	<b>EEPROM</b> (Auto-Init)	<b>EMAC and</b> <b>MDIO</b>	GP0[15:9]
0	0	0	0		$Hi-Z$	<b>Disabled</b>	N/A	<b>Disabled</b>	
$\Omega$	0	0			$Hi-Z$	<b>Disabled</b>	N/A		
0	0		$\Omega$			<b>Disabled</b>	N/A	<b>Disabled</b>	
$\Omega$	0			<b>Disabled</b>		<b>Disabled</b>	N/A		
		X	X	Disabled			Enabled (via External EEPROM)	<b>Disabled</b>	<b>Disabled</b>
	0	X	X	Disabled			<b>Disabled</b> (default values)	<b>Disabled</b>	<b>Disabled</b>

• If the PCI is disabled (PCI  $EN = 0$ ), the HPI peripheral is enabled and based on the HD5 and MAC\_EN pin configuration at reset, HPI16 mode or EMAC and MDIO can be selected. When the PCI is disabled (PCI\_EN = 0), the GP0[15:9] pins can also be programmed as GPIO, provided the GPxEN and GPxDIR bits are properly configured.

This means all multiplexed HPI/PCI pins function as HPI and all standalone PCI pins (PCBE0 and XSP\_CS) are tied-off (Hi-Z). Also, the multiplexed GP0/PCI pins can be used as GPIO with the proper software configuration of the GPIO enable and direction registers (for more details, see [Table](#page-62-0) 3-8).

- If the PCI is enabled (PCI $E = 1$ ), the HPI peripheral is disabled. This means all multiplexed HPI/PCI pins function as PCI. Also, the multiplexed GP0/PCI pins function as PCI pins (for more details, see [Table](#page-62-0) 3-8).
- The MAC\_EN pin, in combination with the PCI\_EN and HD5 pins, controls the selection of the EMAC and MDIO peripherals (for more details, see [Table](#page-53-1) 3-2).
- The PCI  $EN$  pin (= 1) and the PCI EEAI pin control the whether the PCI initializes its internal registers via external EEPROM (PCI $EEAI = 1$ ) or if the internal default values are used instead  $(PCI_EEAI = 0).$

<span id="page-53-1"></span>

#### **Table 3-2. HPI vs. EMAC Peripheral Pin Selection**





## **Table 3-2. HPI vs. EMAC Peripheral Pin Selection (continued)**

## **3.1.2 Device Configuration at Device Reset**

[Table](#page-54-0) 3-3 describes the DM642 device configuration pins, which are set up via external pullup/pulldown resistors through the specified EMIFA address bus pins (AEA[22:19]), and the TOUT1/LENDIAN, GP0[3]/PCIEEAI, and the HD5 pins (all of which are latched during device reset).

## **Table 3-3. DM642 Device Configuration Pins (TOUT1/LENDIAN, AEA[22:19], GP0[3]/PCIEEAI, VDAC/GP0[8]/PCI66, HD5/AD5, PCI\_EN, and MAC\_EN)**

<span id="page-54-0"></span>

## **Table 3-3. DM642 Device Configuration Pins (TOUT1/LENDIAN, AEA[22:19], GP0[3]/PCIEEAI, VDAC/GP0[8]/PCI66, HD5/AD5, PCI\_EN, and MAC\_EN) (continued)**



## **3.2 Configurations After Reset**

## **3.2.1 Peripheral Selection After Device Reset**

Video Ports, McBSP1, McBSP0, McASP0 and I2C0

The DM642 device has designated registers for peripheral configuration (PERCFG), device status (DEVSTAT), and JTAG identification (JTAGID). These registers are part of the Device Configuration module and are mapped to a 4K block memory starting at 0x01B3F000. The CPU accesses these registers via the CFGBUS.

The peripheral configuration register (PERCFG), allows the user to control the peripheral selection of the Video Ports (VP0, VP1, VP2) McBSP0, McBSP1, McASP0, and I2C0 peripherals. For more detailed information on the PERCFG register control bits, see [Figure](#page-55-0) 3-1 and [Table](#page-55-1) 3-4.



<span id="page-55-0"></span>**Legend:**  $R =$  Read only,  $R/W =$  Read/Write,  $-n =$  value after reset

## **Figure 3-1. Peripheral Configuration Register (PERCFG) [Address Location: 0x01B3F000 - 0x01B3F003]**

## **Table 3-4. Peripheral Configuration (PERCFG) Register Selection Bit Descriptions**

<span id="page-55-1"></span>

**INSTRUMENTS** 

Texas

## **Table 3-4. Peripheral Configuration (PERCFG) Register Selection Bit Descriptions (continued)**



# **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**

#### SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

**ISTRUMENTS** 

**EXAS** 



- A. Consists of: VP0D[8]/CLKR0, VP0D[7]/FSR0, VP0D[6]/DR0, VP0D[5]/CLKS0, VP0D[4]/DX0, VP0D[3]/FSX0, VP0D[2]/CLKX0.
- B. Consists of: VP1D[8]/CLKR1, VP1D[7]/FSR1, VP1D[6]/DR1, VP1D[5]/CLKS1, VP1D[4]/DX1, VP1D[3]/FSX1, VP1D[2]/CLKX1.
- C. Consists of: VP0D[19]/AHCLKX0, VP0D[18]/AFSX0, VP0D[17]/ACLKX0, VP0D[16]/AMUTE0, VP0D[15]/AMUTEIN0, VP0D[14]/AHCLKR0, VP0D[13]/AFSR0, VP0D[12]/ACLKR0
- <span id="page-57-0"></span>D. Consists of: VP1D[19:12]/AXR0[7:0]

**Figure 3-2. VP1, VP0, McBSP1, McBSP0, and McASP0 Data/Control Pin Muxing**



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

## **3.3 Peripheral Configuration Lock**

By default, the McASP0, VP0, VP1, VP2, and I<sup>2</sup>C peripherals are disabled on power up. In order to use these peripherals on the DM642 device, the peripheral must first be enabled in the Peripheral Configuration register (PERCFG). **Software muxed pins should not be programmed to switch functionalities during run-time. Care should also be taken to ensure that no accesses are being performed before disabling the peripherals.** To help minimize power consumption in the DM642 device, unused peripherals may be disabled.

[Figure](#page-58-0) 3-3 shows the flow needed to enable (or disable) a given peripheral on the DM642 device.



<span id="page-58-0"></span>**Figure 3-3. Peripheral Enable/Disable Flow Diagram**

A 32-bit key (value = 0x10C0010C) must be written to the Peripheral Configuration Lock register (PCFGLOCK) in order to unlock access to the PERCFG register. Reading the PCFGLOCK register determines whether the PERCFG register is currently locked (LOCKSTAT bit = 1) or unlocked (LOCKSTAT bit  $= 0$ ), see [Figure](#page-59-0) 3-4. A peripheral can only be enabled when the PERCFG register is "unlocked" (LOCKSTAT bit = 0).

#### **Read Accesses**



<span id="page-59-0"></span>**Legend:**  $R =$  Read only,  $R/W =$  Read/Write,  $-n =$  value after reset

### **Figure 3-4. PCFGLOCK Register Diagram [Address Location: 0x01B3 F018] - Read/Write Accesses**

#### **Table 3-5. PCFGLOCK Register Selection Bit Descriptions - Read Accesses**



### **Table 3-6. PCFGLOCK Register Selection Bit Descriptions - Write Accesses**



Any write to the PERCFG register will automatically relock the register. In order to avoid the unnecessary overhead of multiple unlock/enable sequences, all peripherals should be enabled with a single write to the PERCFG register with the necessary enable bits set.

Prior to waiting 128 CPU cycles, the PERCFG register should be read. There is no direct correlation between the CPU issuing a write to the PERCFG register and the write actually occurring. Reading the PERCFG register after the write is issued forces the CPU to wait for the write to the PERCFG register to occur.

Once a peripheral is enabled, the DSP (or other peripherals such as the HPI) must wait a minimum of 128 CPU cycles before accessing the enabled peripheral. The user must ensure that no accesses are performed to a peripheral while it is disabled.



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

## **3.4 Device Status Register Description**

The device status register depicts the status of the device peripheral selection. For the actual register bit names and their associated bit field descriptions, see [Figure](#page-60-0) 3-5 and [Table](#page-61-0) 3-7.



<span id="page-60-0"></span>**Figure 3-5. Device Status Register (DEVSTAT) Description - 0x01B3 F004**

Texas<br>Instruments

## **Table 3-7. Device Status (DEVSTAT) Register Selection Bit Descriptions**

<span id="page-61-0"></span>



#### **www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

## **3.5 Multiplexed Pin Configurations**

Multiplexed pins are pins that are shared by more than one peripheral and are internally multiplexed. Some of these pins are configured by software, and the others are configured by external pullup/pulldown resistors only at reset. Those muxed pins that are configured by software should **not** be programmed to switch functionalities during run-time. Those muxed pins that are configured by external pullup/pulldown resistors are mutually exclusive; only one peripheral has primary control of the function of these pins after reset. [Table](#page-62-0) 3-8 identifies the multiplexed pins on the DM642 device; shows the default (primary) function and the default settings after reset; and describes the pins, registers, etc. necessary to configure specific multiplexed functions.

<span id="page-62-0"></span>

## **Table 3-8. DM642 Device Multiplexed Pin Configurations(1)**

(1) All other standalone PCI pins are tied-off internally (pins in Hi-Z) when the peripheral is disabled [PCI\_EN = 0].

Copyright © 2007–2010, Texas Instruments Incorporated **Device Configurations** 63





(2) All other standalone PCI pins are tied-off internally (pins in Hi-Z) when the peripheral is disabled [PCI\_EN = 0].



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

<b>MULTIPLEXED PINS</b>		<b>DEFAULT</b>	<b>DEFAULT</b>	<b>DESCRIPTION</b>			
<b>NAME</b>	NO.	<b>FUNCTION</b>	<b>SETTING</b>				
HD[23,15:0]/AD[23,15:0]	(2)	HD[23, 15:0]	PCI EN = 0 (disabled) <sup>(1)</sup>	By default, HPI is enabled upon reset (PCI is disabled). To enable the PCI peripheral, an external pullup resistor $(1 \text{ k}\Omega)$ must be provided on the PCI_EN pin (setting PCI $EN = 1$ at reset).			
HD31/AD31/MRCLK G <sub>1</sub>		HD31					
HD30/AD30/MCRS	H <sub>3</sub>	HD30					
HD29/AD29/MRXER	G <sub>2</sub>	HD <sub>29</sub>					
HD28/AD28/MRXDV	J4	<b>HD28</b>					
HD27/AD27/MRXD3	H <sub>2</sub>	<b>HD27</b>					
HD26/AD26/MRXD2	J3	<b>HD26</b>		By default, HPI is enabled upon reset (PCI is disabled). To enable the PCI peripheral, an external pullup resistor $(1 k\Omega)$ must be provided on the PCI EN pin (setting PCI $EN = 1$ at reset). To enable the EMAC peripheral, an external pullup resistor $(1 k\Omega)$ must be provided on the MAC_EN pin (setting $MAC$ $EN = 1$ at reset).			
HD25/AD25/MRXD1	J1	HD <sub>25</sub>	$PCI$ <sub>EN</sub> = 0 (disabled) <sup>(1)</sup>				
HD24/AD24/MRXD0	K4	HD24	$MAC EN = 0$				
HD22/AD22/MTCLK	L4	<b>HD22</b>	$(disabeled)^{(1)}$				
HD21/AD21/MCOL	K <sub>2</sub>	HD <sub>21</sub>					
HD20/AD20/MTXEN	L <sub>3</sub>	HD <sub>20</sub>					
HD19/AD19/MTXD3	L2	<b>HD19</b>					
HD18/AD18/MTXD2	M4	<b>HD18</b>					
HD17/AD17/MTXD1	M <sub>2</sub>	<b>HD17</b>					
HD16/AD16/MTXD0	M <sub>3</sub>	<b>HD16</b>					

## **Table 3-8. DM642 Device Multiplexed Pin Configurations(1) (continued)**

## **3.6 Debugging Considerations**

It is recommended that external connections be provided to device configuration pins, including TOUT1/LENDIAN, AEA[22:19], GP0[3]/PCIEEAI, VDAC/GP0[8]/PCI66, HD5/AD5, PCI\_EN, and TOUT0/MAC\_EN. Although internal pullup/pulldown resistors exist on these pins, providing external connectivity adds convenience to the user in debugging and flexibility in switching operating modes.

Internal pullup/pulldown resistors also exist on the non-configuration pins on the AEA bus (AEA[18:0]). Do **not** oppose the internal pullup/pulldown resistors on these non-configuration pins with external pullup/pulldown resistors. If an external controller provides signals to these non-configuration pins, these signals must be driven to the default state of the pins at reset, or not be driven at all.

For the internal pullup/pulldown resistors for all device pins, see the terminal functions table.

## **3.7 Configuration Examples**

[Figure](#page-65-0) 3-6 through [Figure](#page-67-0) 3-8 illustrate examples of peripheral selections that are configurable on the DM642 device.

**MTXD[3:0], MTXEN MRXD[3:0], MRXER, MRXDV, MCOL, MCRS, MTCLK, MRCLK**

**HCNTL0, HCNTL1, HHWIL, HAS, HR/W, HCS, HDS1, HDS2**

**HRDY, HINT**

**MDIO, MDCLK**

**VP0CLK0 VP0CLK1, VP0CTL[2:0], VP0D[19:0]**

**STCLK(A)**

Texas **INSTRUMENTS** SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com 64 AED[63:0] PCI EMIFA AECLKIN, AARDY, AHOLD AEA[22:3], ACE[3:0], ABE[7:0], AECLKOUT1, AECLKOUT2, ASDCKE, ASOE3, APDT, <sup>16</sup> HD[15:0] Clock AHOLDA, ABUSREQ, HPI and AARE/ASDCAS/ASADS/ASRE, (16-Bit) System AAOE/ASDRAS/ASOE, AAWE/ASDWE/ASWE CLKIN, CLKMODE0, CLKMODE1 EMAC TIMER2 CLKOUT4, CLKOUT6, PLLV TINP1 TIMER1 MDIO TOUT1/LENDIAN TINP0 VP0 TIMER0 (20-Bit) TOUT0/MACEN GP0 GP0[15:9, 3:0] McBSP0 and EXT\_INT GP0[7:4] McASP0 Control SCL0 I2C0 SDA0 McASP0 Data**



 $\Box$  Shading denotes a peripheral module not available for this configuration.

<span id="page-65-0"></span>A. STCLK supports all three video ports (VP2, VP1, and VP0).

#### **Figure 3-6. Configuration Example A (Three 20-Bit Video Ports + HPI + EMAC + MDIO + I2C0 + EMIF + Three Timers)**



# **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



 $\Box$  Shading denotes a peripheral module not available for this configuration.

A. STCLK supports all three video ports (VP2, VP1, and VP0).

#### **Figure 3-7. Configuration Example B (Two 10-Bit Video Ports + Two McBSPs + EMAC + MDIO + I2C0 + EMIF) [Possible Video IP Phone Application]**

Texas **INSTRUMENTS** SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com 64 AED[63:0]**



<span id="page-67-0"></span>A. STCLK supports all three video ports (VP2, VP1, and VP0).

#### **Figure 3-8. Configuration Example C (One 20-Bit Video Port, Two 10-Bit Video Ports + One McASP0 + VIC + I2C0 + EMIF) [Possible Set-Top Box Application]**



# **4 Device Operating Conditions**

### **4.1 Absolute Maximum Ratings Over Operating Case Temperature Range (Unless Otherwise Noted) (1)**



(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to  $V_{SS}$ .

## **4.2 Recommended Operating Conditions**



(1) Future variants of the C64x DSPs may operate at voltages ranging from 0.9 V to 1.4 V to provide a range of system power/performance options. TI highly recommends that users design-in a supply that can handle multiple voltages within this range (i.e., 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.4 V with ± 3% tolerances) by implementing simple board changes such as reference resistor values or input pin configuration modifications. Examples of such supplies include the PT4660, PT5500, PT5520, PT6440, and PT6930 series from Power Trends, a subsidiary of Texas Instruments. Not incorporating a flexible supply may limit the system's ability to easily adapt to future versions of C64x devices.

(2) The absolute maximum ratings should not be exceeded for more than 30% of the cycle period.

## **4.3 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted)**



(1) For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.

(2) Single pin driving  $I_{OH}/I_{OL} = MAX$ <br>(3) These rated numbers are from the

These rated numbers are from the PCI specification version 2.3. The DC specification and AC specification are defined in [Table](#page-76-0) 5-3 and [Table](#page-78-0) 5-4, respectively.

(4) Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor.

(5) PCI input leakage currents include Hi-Z output leakage for all bidirectional buffers with 3-state outputs.

(6) Measured with average activity (50% high/50% low power) at 25°C case temperature and 133-MHz EMIF for –600 and –720 speeds (100-MHz EMIF for –500 speed). This model represents a device performing high-DSP-activity operations 50% of the time, and the remainder performing low-DSP-activity operations. The high/low-DSP-activity models are defined as follows:

• High-DSP-Activity Model:

• CPU: 8 instructions/cycle with 2 LDDW instructions [L1 Data Memory: 128 bits/cycle via LDDW instructions;

L1 Program Memory: 256 bits/cycle; L2/EMIF EDMA: 50% writes, 50% reads to/from SDRAM (50% bit-switching)] McBSP: 2 channels at E1 rate

- Timers: 2 timers at maximum rate
- Low-DSP-Activity Model:
	- CPU: 2 instructions/cycle with 1 LDH instruction [L1 Data Memory: 16 bits/cycle; L1 Program Memory: 256 bits per 4 cycles; L2/EMIF EDMA: None]
	- McBSP: 2 channels at E1 rate
	- Timers: 2 timers at maximum rate

The actual current draw is highly application-dependent. For more details on core and I/O activity, refer to the TMS320DMx™ Power Consumption Summary application report (literature number SPRA962).





# **5 DM642 Peripheral Information and Electrical Specifications**

## **5.1 Parameter Information**

## **5.1.1 Parameter Information Device-Specific Information**



NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timings.

Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

### **Figure 5-1. Test Load Circuit for AC Timing Measurements**

The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

### **5.1.1.1 Signal Transition Levels**

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.



**Figure 5-2. Input and Output Voltage Reference Levels for AC Timing Measurements**

All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$ MAX and  $V_{OH}$  MIN for output clocks,  $V_{ILP}$  MAX and  $V_{IHP}$  MIN for PCI input clocks, and  $V_{OLP}$  MAX and  $V_{\text{OHP}}$  MIN for PCI output clocks.



**Figure 5-3. Rise and Fall Transition Time Voltage Reference Levels**

### **5.1.1.2 Signal Transition Rates**

All timings are tested with an input edge rate of 4 Volts per nanosecond (4 V/ns).

### **5.1.1.3 Timing Parameters and Board Routing Analysis**

The timing parameter values specified in this data sheet do not include delays by board routings. As a

good board design practice, such delays must always be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the Using IBIS Models for Timing Analysis application report (literature number SPRA839). If needed, external logic hardware such as buffers may be used to compensate any timing differences.

For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see [Table](#page-71-0) 5-1 and [Figure](#page-71-1) 5-4).

<span id="page-71-0"></span>[Figure](#page-71-1) 5-4 represents a general transfer between the DSP and an external device. The figure also represents board route delays and how they are perceived by the DSP and the external device.



#### **Table 5-1. Board-Level Timing Example (see [Figure](#page-71-1) 5-4)**



A. Control signals include data for Writes.

B. Data signals are generated during Reads from an external device.

### **Figure 5-4. Board-Level Input/Output Timings**

## <span id="page-71-1"></span>**5.2 Recommended Clock and Control Signal Transition Behavior**

All clocks and control signals **must** transition between  $V_{H}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.


#### **5.3 Power Supplies**

For more information regarding TI's power management products and suggested devices to power TI DSPs, visit [www.ti.com/dsppower.](http://www.ti.com/dsppower)

## **5.3.1 Power-Supply Sequencing**

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time (>1 second) if the other supply is below the proper operating voltage.

## **5.3.2 Power-Supply Design Considerations**

A dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O power up. A Schottky diode can also be used to tie the core rail to the I/O rail (see [Figure](#page-72-0) 5-5).



**Figure 5-5. Schottky Diode Diagram**

<span id="page-72-0"></span>Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

## **5.3.3 Power-Supply Decoupling**

In order to properly decouple the supply planes from system noise, place as many capacitors (caps) as possible close to the DSP. Assuming 0603 caps, the user should be able to fit a total of 60 caps, 30 for the core supply and 30 for the I/O supply. These caps need to be close to the DSP power pins, no more than 1.25 cm maximum distance to be effective. Physically smaller caps, such as 0402, are better because of their lower parasitic inductance. Proper capacitance values are also important. Small bypass caps (near 560 pF) should be closest to the power pins. Medium bypass caps (220 nF or as large as can be obtained in a small package) should be next closest. TI recommends no less than 8 small and 8 medium caps per supply (32 total) be placed immediately next to the BGA vias, using the "interior" BGA space and at least the corners of the "exterior".

Eight larger caps (four for each supply) can be placed further away for bulk decoupling. Large bulk caps (on the order of 100 °F) should be furthest away (but still as close as possible). No less than four large caps per supply (eight total) should be placed outside of the BGA.

Any cap selection needs to be evaluated from a yield/manufacturing point-of-view. As with the selection of any component, verification of capacitor availability over the product's production lifetime should be considered.

## **5.3.4 Peripheral Power-Down Operation**

The DM642 device can be powered down in three ways:

- Power-down due to pin configuration
- Power-down due to software configuration relates to the default state of the peripheral configuration bits in the PERCFG register.
- Power-down during run-time via software configuration

On the DM642 device, the HPI, PCI, and EMAC and MDIO peripherals are controlled (selected) at the pin level during chip reset (e.g., PCI\_EN, HD5, and MAC\_EN pins).

The McASP0, McBSP0, McBSP1, VP0, VP1, VP2, and I2C0 peripheral functions are selected via the peripheral configuration (PERCFG) register bits.

For more detailed information on the peripheral configuration pins and the PERCFG register bits, see the Device Configurations section of this document.

## **5.3.5 Power-Down Modes Logic**

[Figure](#page-73-0) 5-6 shows the power-down mode logic on the DM642.



<span id="page-73-0"></span>A. External input clocks, with the exception of CLKIN, are not gated by the power-down mode logic.

**Figure 5-6. Power-Down Mode Logic**



## **5.3.6 Triggering, Wake-up, and Effects**

The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15–10) of the control status register (CSR). The PWRD field of the CSR is shown in [Figure](#page-74-0) 5-7 and described in [Table](#page-75-0) 5-2. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when writing to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the TMS320C6000™ CPU and Instruction Set Reference Guide (literature number SPRU189).



**Legend**:  $R/W = Readable/Writable$ ,  $-n = value$  after reset

<span id="page-74-0"></span>NOTE: The shaded bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the TMS320C6000™ CPU and Instruction Set Reference Guide (literature number SPRU189).

## **Figure 5-7. PWRD Field of the CSR Register**

A delay of up to nine clock cycles may occur after the instruction that sets the PWRD bits in the CSR before the PD mode takes effect. As best practice, NOPs should be padded after the PWRD bits are set in the CSR to account for this delay.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. In the case with an enabled interrupt, the GIE bit in the CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. [Table](#page-75-0) 5-2 summarizes all the power-down modes.

<span id="page-75-0"></span>

## **Table 5-2. Characteristics of the Power-Down Modes**

(1) When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.

## **5.3.7 C64x Power-Down Mode With an Emulator**

If user power-down modes are programmed, and an emulator is attached, the modes will be masked to allow the emulator access to the system. This condition prevails until the emulator is reset or the cable is removed from the header. If power measurements are to be performed when in a power-down mode, the emulator cable should be removed.

When the DSP is in power-down mode PD2 or PD3, emulation logic will force any emulation execution command (such as Step or Run) to spin in IDLE. For this reason, PC writes (such as loading code) will fail. A DSP reset will be required to get the DSP out of PD2/PD3.





## **5.4 Enhanced Direct Memory Access (EDMA) Controller**

The EDMA controller handles all data transfers between the level-two (L2) cache/memory controller and the device peripherals on the DM642 DSP. These data transfers include cache servicing, non-cacheable memory accesses, user-programmed data transfers, and host accesses.

## **5.4.1 EDMA Device-Specific Information**

## **5.4.1.1 EDMA Channel Synchronization Events**

The C64x EDMA supports up to 64 EDMA channels which service peripheral devices and external memory. [Table](#page-76-0) 5-3 lists the source of C64x EDMA synchronization events associated with each of the programmable EDMA channels. For the DM642 device, the association of an event to a channel is fixed; each of the EDMA channels has one specific event associated with it. These specific events are captured in the EDMA event registers (ERL, ERH) even if the events are disabled by the EDMA event enable registers (EERL, EERH). The priority of each event can be specified independently in the transfer parameters stored in the EDMA parameter RAM. For more detailed information on the EDMA module and how EDMA events are enabled, captured, processed, linked, chained, and cleared, etc., see the TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (literature number SPRU234).

<span id="page-76-0"></span>

**Table 5-3. DM642 EDMA Channel Synchronization Events(1)**

(1) In addition to the events shown in this table, each of the 64 channels can also be synchronized with the transfer completion or alternate transfer completion events. For more detailed information on EDMA event-transfer chaining, see the TMS320C6000™ DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (literature number SPRU234).

Texas **NSTRUMENTS** 



## **Table 5-3. DM642 EDMA Channel Synchronization Events (continued)**

## **5.4.2 EDMA Peripheral Register Description(s)**





## **Table 5-5. Quick DMA (QDMA) and Pseudo Registers**



## **Table 5-6. EDMA Parameter RAM (C64x)(1)**



(1) The DM642 device has 213 EDMA parameters total: 64-Event/Reload channels and 149-Reload only parameter sets [six (6) words each] that can be used to reload/link EDMA transfers.

Copyright © 2007–2010, Texas Instruments Incorporated DM642 Peripheral Information and Electrical Specifications 79 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS058DD&partnum=SM320DM642-EP) Feedback Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)

Texas<br>Instruments



## **Table 5-6. EDMA Parameter RAM (C64x) (continued)**



## **5.5 Interrupts**

## **5.5.1 Interrupt Sources and Interrupt Selector**

The C64x DSP core supports 16 prioritized interrupts, which are listed in [Table](#page-80-0) 5-7. The highest-priority interrupt is INT\_00 (dedicated to RESET) while the lowest-priority interrupt is INT\_15. The first four interrupts (INT\_00–INT\_03) are non-maskable and fixed. The remaining interrupts (INT\_04–INT\_15) are maskable and default to the interrupt source specified in [Table](#page-80-0) 5-7. The interrupt source for interrupts 4–15 can be programmed by modifying the selector value (binary value) in the corresponding fields of the Interrupt Selector Control registers: MUXH (address 0x019C0000) and MUXL (address 0x019C0004).

<span id="page-80-0"></span>

#### **Table 5-7. DM642 DSP Interrupts**

(1) Interrupts INT\_00 through INT\_03 are non-maskable and fixed.Interrupts

(2) INT\_04 through INT\_15 are programmable by modifying the binary selector values in the Interrupt Selector Control registers fields. [Table](#page-80-0) 5-7 shows the default interrupt sources for Interrupts INT\_04 through INT\_15. For more detailed information on interrupt sources and selection, see the TMS320C6000 DSP Interrupt Selector Reference Guide (literature number SPRU646).

Copyright © 2007–2010, Texas Instruments Incorporated DM642 Peripheral Information and Electrical Specifications 81



## **Table 5-7. DM642 DSP Interrupts (continued)**

## **5.5.2 Interrupts Peripheral Register Description(s)**

## **Table 5-8. Interrupt Selector Registers (C64x)**



## **5.5.3 External Interrupts Electrical Data/Timing**

## **Table 5-9. Timing Requirements for External Interrupts(1) (see [Figure](#page-81-0) 5-8)**



<span id="page-81-0"></span>(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

**EXT\_INTx, NMI**

## **Figure 5-8. External/NMI Interrupt Timing**

**1**

**2**



## **5.6 Reset**

A hardware reset (RESET) is required to place the DSP into a known good state out of power-up. The RESET signal can be asserted (pulled low) prior to ramping the core and I/O voltages or after the core and I/O voltages have reached their proper operating conditions. As a best practice, reset should be held low during power-up. Prior to deasserting RESET (low-to-high transition), the core and I/O voltages should be at their proper operating conditions and CLKIN should also be running at the correct frequency. When PCI is enabled, the PCI input clock (PCLK) must be running prior to deasserting RESET as well.

When the PCI peripheral is enabled, a WARMRESET can be performed via the host. A WARMRESET performs the same functionality as a hardware reset, but does not relatch the boot configuration pins. Whatever boot configuration that was latched on the previous hardware reset will be performed during the WARMRESET.

A hardware reset does not reset the PCI peripheral state machine. The PCI state machine is reset via the PRST signal. The PRST signal does not affect the DSP.

Emulation resets, done using Code Composer Studio IDE, have the same affect as a PCI WARMRESET.

For information on peripheral selection at the rising edge of RESET, see the Device Configuration section of this data manual.

## **5.6.1 Reset Electrical Data/Timing**

## **Table 5-10. Timing Requirements for Reset (see [Figure](#page-84-0) 5-9)**



(1) AEA[22:19], LENDIAN, PCIEEAI, and HD5/AD5 are the boot configuration pins during device reset.

Select the MIN parameter value, whichever value is larger.

 $(3)$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

(4) N = the PCI input clock (PCLK) period in ns. When PCI is enabled (PCI\_EN = 1), this parameter **must** be met.

 $(2)$  E = 1/AECLKIN clock frequency in ns. C = 1/CLKIN clock frequency in ns.

## **Table 5-11. Switching Characteristics Over Recommended Operating Conditions During Reset(1) (2) (3) (see [Figure](#page-84-0) 5-9)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  E = the EMIF input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA.

(3) **EMIF Z group consists of:** AEA[22:3], AED[63:0], ACE[3:0], ABE[7:0], AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, AAOE/ASDRAS/ASOE, ASOE3, ASDCKE, and APDT

**EMIF high group consists of:** AHOLDA (when the corresponding HOLD input is high)

**EMIF low group consists of:** ABUSREQ; AHOLDA (when the corresponding HOLD input is low)

**Low group consists of:** XSP\_CS, XSP\_CLK/MDCLK, and XSP\_DO/MDIO all of which apply only when PCI EEPROM is enabled (with PCI\_EN = 1 and MCBSP2\_EN = 0). Otherwise, the XSP\_CLK/MDCLK and XSP\_DO/MDIO pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section of this data sheet.

**Z group consists of:** HD[31:0]/AD[31:0] and the muxed EMAC output pins, XSP\_CLK/MDCLK, XSP\_DO/MDIO, VP0D[2]/CLKX0, VP1D[2]/CLKX1, VP0D[3]/FSX0, VP1D[3]/FSX1, VP0D[4]/DX0, VP1D[4]/DX1, VP0D[8]/CLKR0, VP1D[8]/CLKR1, VP0D[7]/FSR0, VP1D[7]/FSR1, TOUT0, TOUT1, VDAC/GP0[8]/PCI66, GP0[7:0], GP0[10]/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP0[13]/PINTA, GP0[11]/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP, HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, VP0D[19:9, 6,5,1,0], VP1D[19:9, 6,5,1,0], and VP2D[19:0].

# **STRUMENTS**

## **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



A. **EMIF Z group consists of:** AEA[22:3], AED[63:0], ACE[3:0], ABE[7:0], AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, AAOE/ASDRAS/ASOE, ASOE3, ASDCKE, and APDT

**EMIF high group consists of:** AHOLDA (when the corresponding HOLD input is high) **EMIF low group consists of:** ABUSREQ; AHOLDA (when the corresponding HOLD input is low) **Low group consists of:** XSP\_CS, XSP\_CLK/MDCLK, and XSP\_DO/MDIO all of which apply only when PCI EEPROM is enabled (with PCI\_EN = 1 and MCBSP2\_EN = 0). Otherwise, the XSP\_CLK/MDCLK and XSP\_DO/MDIO pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section of this data sheet.

**Z group consists of:** HD[31:0]/AD[31:0] and the muxed EMAC output pins, XSP\_CLK/MDCLK, XSP\_DO/MDIO, VP0D[2]/CLKX0, VP1D[2]/CLKX1, VP0D[3]/FSX0, VP1D[3]/FSX1, VP0D[4]/DX0, <u>VP1D[</u>4]/DX1, VP0D[8]/CL<u>KR0,</u> VP1D[8]/CLKR1, VP0D[7]/FSR0, VP1D[7]/FSR1, TOUT0, TOUT1, VDAC/GP0[8]/PCI66, GP0[7:0], GP0[10]/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP0[13]/PINTA, GP0[11]/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP, HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, VP0D[19:9, 6,5,1,0], VP1D[19:9, 6,5,1,0], and VP2D[19:0].

- B. If AEA[22:19], LENDIAN, PCIEEAI, and HD5/AD5 pins are actively driven, care must be taken to ensure no timing contention between parameters 6, 7, 14, 15, 16, and 17.
- <span id="page-84-0"></span>C. **Boot and Device Configurations Inputs (during reset) include:** AEA[22:19], LENDIAN, PCIEEAI, and HD5/AD5. The PCI\_EN pin must be driven valid at all times and the user must not switch values throughout device operation.

## **Figure 5-9. Reset Timing**



## **5.7 Clock PLL**

The PLL controller features hardware-configurable PLL multiplier controller, dividers (/2, /4, /6, and /8), and reset controller. The PLL controller accepts an input clock, as determined by the logic state on the CLKMODE[1:0] pins, from the CLKIN pin. The resulting clock outputs are passed to the DSP core, peripherals, and other modules inside the C6000 DSP.

## **5.7.1 Clock PLL Device-Specific Information**

Most of the internal C64x DSP clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.

To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. [Figure](#page-86-0) 5-10 shows the external PLL circuitry for either x1 (PLL bypass) or other PLL multiply modes.

To minimize the clock jitter, a single clean power supply should power both the C64x DSP device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the input and output clocks electricals section.

Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the DSP requirements in this data sheet (see the *electrical characteristics over* recommended ranges of supply voltage and operating case temperature table and the input and output clocks electricals section).



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



#### **(For the PLL Options, CLKMODE Pins Setup, and PLL Clock Frequency Ranges, see the "SMDM642 PLL Multiply Factor Options, Clock Frequency Ranges, and Typical Lock Time" table.)**

NOTES: Place all PLL external components (C1, C2, and the EMI Filter) as close to the C6000 DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.

For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI Filter).

The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage,  $D_{VDD}$ .

EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.

## <span id="page-86-0"></span>**Figure 5-10. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode**

## **Table 5-12. DM642 PLL Multiply Factor Options, Clock Frequency Ranges, and Typical Lock Time(1) (2)**



(1) These clock frequency range values are applicable to a DM642-600 speed device. For –500 and –720 device speed values, see the CLKIN timing requirements table for the specific device speed.

(2) Use external pullup resistors on the CLKMODE pins (CLKMODE1 and CLKMODE0) to set the DM642 device to one of the valid PLL multiply clock modes (x6 or x12). With internal pulldown resistors on the CLKMODE pins (CLKMODE1, CLKMODE0), the default clock mode is x1 (bypass).

(3) Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as  $100 \mu s$ , the maximum value may be as long as  $250 \mu s$ .

## **5.7.2 Clock PLL Electrical Data/Timing (Input and Output Clocks)**

## **Table 5-13. Timing Requirements for CLKIN for –500 Devices(1) (2) (3) (see [Figure](#page-88-0) 5-11)**



(1) The reference points for the rise and fall transitions are measured at  $V_{II}$  MAX and  $V_{II}$  MIN.<br>(2) For more details on the PLL multiplier factors (x6, x12), see the *Clock PLL* section of this da

For more details on the PLL multiplier factors (x6, x12), see the Clock PLL section of this data sheet.

 $(3)$  C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.

## **Table 5-14. Timing Requirements for CLKIN for –600 Devices(1) (2) (3) (see [Figure](#page-88-0) 5-11)**



(1) The reference points for the rise and fall transitions are measured at  $V_{II}$  MAX and  $V_{II}$  MIN.

(2) For more details on the PLL multiplier factors (x6, x12), see the Clock PLL section of this data sheet.

 $(3)$  C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.



## **Table 5-15. Timing Requirements for CLKIN for –720 Devices(1) (2) (3) (see [Figure](#page-88-0) 5-11)**



(1) The reference points for the rise and fall transitions are measured at  $V_{II}$  MAX and  $V_{II}$  MIN.<br>(2) For more details on the PLL multiplier factors (x6, x12), see the *Clock PLL* section of this da

(2) For more details on the PLL multiplier factors (x6, x12), see the Clock PLL section of this data sheet.<br>(3)  $C = CLKIN$  cycle time in ns. For example, when CLKIN frequency is 50 MHz, use  $C = 20$  ns.

 $C = CLKIN$  cycle time in ns. For example, when CLKIN frequency is 50 MHz, use  $C = 20$  ns.



**Figure 5-11. CLKIN Timing**

## <span id="page-88-0"></span>**Table 5-16. Switching Characteristics Over Recommended Operating Conditions for CLKOUT4(1) (2) (3) (see [Figure](#page-88-1) 5-12)**



(1) The reference points for the rise and fall transitions are measured at  $V_{OL}$  MAX and  $V_{OH}$  MIN.<br>(2) PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

(3)  $P = 1/CPU$  clock frequency in nanoseconds (ns)

<span id="page-88-1"></span>



## **Table 5-17. Switching Characteristics Over Recommended Operating Conditions for CLKOUT6(1) (2) (3) (see [Figure](#page-89-0) 5-13)**



(1) The reference points for the rise and fall transitions are measured at  $V_{OL}$  MAX and  $V_{OH}$  MIN.<br>(2) PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

(3)  $P = 1/CPU$  clock frequency in nanoseconds (ns)



## **Figure 5-13. CLKOUT6 Timing**

## **Table 5-18. Timing Requirements for AECLKIN for EMIFA(1) (2) (3) (see [Figure](#page-89-1) 5-14)**

<span id="page-89-0"></span>

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

(2) The reference points for the rise and fall transitions are measured at  $V_{\parallel L}$  MAX and  $V_{\parallel H}$  MIN.

 $(3)$   $E =$  the EMIF input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA.

(4) Minimum AECLKIN cycle times must be met, even when AECLKIN is generated by an internal clock source. Minimum AECLKIN times are based on internal logic speed; the maximum useable speed of the EMIF may be lower due to AC timing requirements. On the 600 and 720 devices, 133-MHz operation is achievable if the requirements of the EMIF Device Speed section are met. On the 500 devices, 100-MHz operation is achievable if the requirements of the EMIF Device Speed section are met.

<span id="page-89-1"></span>

**Figure 5-14. AECLKIN Timing for EMIFA**



## **Table 5-19. Switching Characteristics Over Recommended Operating Conditions for AECLKOUT1 for the EMIFA Module(1) (2) (3) (see [Figure](#page-90-0) 5-15)**



(1) E = the EMIF input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA.

(2) The reference points for the rise and fall transitions are measured at  $V_{OL}$  MAX and  $V_{OH}$  MIN.<br>(3) EH is the high period of E (EMIF input clock period) in ns and EL is the low period of E (EMII EH is the high period of E (EMIF input clock period) in ns and EL is the low period of E (EMIF input clock period) in ns for EMIFA.



**Figure 5-15. AECLKOUT1 Timing for the EMIFA Module**

#### <span id="page-90-0"></span>**Table 5-20. Switching Characteristics Over Recommended Operating Conditions for AECLKOUT2 for the EMIFA Module(1) (2) (see [Figure](#page-90-1) 5-16)**



(1) The reference points for the rise and fall transitions are measured at  $V_{OL}$  MAX and  $V_{OH}$  MIN.<br>(2) E = the EMIF input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA. N

 $E$  = the EMIF input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA. N = the EMIF input clock divider; N = 1, 2, or 4.

<span id="page-90-1"></span>

**Figure 5-16. AECLKOUT2 Timing for the EMIFA Module**

## **5.8 External Memory Interface (EMIF)**

EMIF supports a glueless interface to a variety of external devices, including:

- Pipelined synchronous-burst SRAM (SBSRAM)
- Synchronous DRAM (SDRAM)
- Asynchronous devices, including SRAM, ROM, and FIFOs
- An external shared-memory device

## **5.8.1 EMIF Device-Specific Information**

## **EMIF Device Speed**

The rated EMIF speed of these devices only applies to the SDRAM interface when in a system that meets the following requirements:

- 1 chip-enable (CE) space (maximum of 2 chips) of SDRAM connected to EMIF
- up to 1 CE space of buffers connected to EMIF
- EMIF trace lengths between 1 and 3 inches
- 166-MHz SDRAM for 133-MHz operation
- 143-MHz SDRAM for 100-MHz operation

Other configurations may be possible, but timing analysis must be done to verify all AC timings are met. Verification of AC timings is mandatory when using configurations other than those specified above. TI recommends utilizing I/O buffer information specification (IBIS) to analyze all AC timings.

To properly use IBIS models to attain accurate timing analysis for a given system, see the Using IBIS Models for Timing Analysis application report (literature number SPRA839).

To maintain signal integrity, serial termination resistors should be inserted into all EMIF output signal lines (see the Terminal Functions table for the EMIF output signals).

For more detailed information on the DM642 EMIF peripheral, see the TMS320C6000™ DSP External Memory Interface (EMIF) Reference Guide (literature number SPRU266).



## **5.8.2 EMIF Peripheral Register Description(s)**



## **Table 5-21. EMIFA Registers**

## **5.8.3 EMIF Electrical Data/Timing**

## **5.8.3.1 Asynchronous Memory Timing**

## **Table 5-22. Timing Requirements for Asynchronous Memory Cycles for EMIFA Module(1) (2) (see [Figure](#page-93-0) 5-17 and [Figure](#page-94-0) 5-18)**



(1) To ensure data setup time, simply program the strobe width wide enough. AARDY is internally synchronized. The AARDY signal is only recognized two cycles before the end of the programmed strobe time and while AARDY is low, the strobe time is extended cycle-by-cycle. When AARDY is recognized low, the end of the strobe time is two cycles after AARDY is recognized high. To use AARDY as an asynchronous input, the pulse width of the AARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.

(2) RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

## **Table 5-23. Switching Characteristics Over Recommended Operating Conditions for Asynchronous Memory Cycles for EMIFA Module(1) (2) (3) (see [Figure](#page-93-0) 5-17 and [Figure](#page-94-0) 5-18)**



(1) RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

(2)  $E = AECLKOUT1$  period in ns for EMIFA

(3) Select signals for EMIFA include: ACEx, ABE[7:0], AEA[22:3], AAOE; and for EMIFA writes, include AED[63:0].



<span id="page-93-0"></span>A. AAOE/ASDRAS/ASOE, AARE/ASDCAS/ASADS/ASRE, and AAWE/ASDWE/ASWE operate as AAOE (identified under select signals), AARE, and AAWE, respectively, during asynchronous memory accesses.

**Figure 5-17. Asynchronous Memory Read Timing for EMIFA**





<span id="page-94-0"></span>A. AAOE/ASDRAS/ASOE, AARE/ASDCAS/ASADS/ASRE, and AAWE/ASDWE/ASWE operate as AAOE (identified under select signals), AARE, and AAWE, respectively, during asynchronous memory accesses.



## **5.8.3.2 Programmable Synchronous Interface Timing**

#### **Table 5-24. Timing Requirements for Programmable Synchronous Interface Cycles for EMIFA Module (see [Figure](#page-96-0) 5-19)**



## **Table 5-25. Switching Characteristics Over Recommended Operating Conditions for Programmable Synchronous Interface Cycles for EMIFA Module(1) (see [Figure](#page-96-0) 5-19–[Figure](#page-98-0) 5-21)**



(1) The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):

• Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency

• Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency

• ACEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, ACEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue,  $\overline{ACEx}$  is active when  $\overline{ASOE}$  is active (CEEXT = 1).

Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles (RENEN = 0). For FIFO interface,  $\overline{ASADS}/\overline{ASRE}$  acts as  $\overline{ASRE}$  with NO deselect cycles (RENEN = 1).

Synchronization clock (SNCCLK): Synchronized to AECLKOUT1 or AECLKOUT2



**ISTRUMENTS** 

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



#### **AAWE/ASDWE/ASWE(C)**

- A. The read latency and the length of  $\overline{ACEx}$  assertion are programmable via the SYNCRL and CEEXT fields, respectively, in the EMIFA CE Space Secondary Control register (CExSEC). In this figure, SYNCRL = 2 and  $CEEXT = 0.$
- B. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):
	- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
	- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
	- ACEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, ACEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue,  $\overline{ACE}$  is active when  $\overline{ASOE}$  is active (CEEXT = 1).
	- Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles (RENEN = 0). For FIFO interface, ASADS/ASRE acts as ASRE with NO deselect cycles (RENEN = 1).
	- Synchronization clock (SNCCLK): Synchronized to AECLKOUT1 or AECLKOUT2
- C. AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE operate as ASADS/ASRE, ASOE, and ASWE, respectively, during programmable synchronous interface accesses.

<span id="page-96-0"></span>**Figure 5-19. Programmable Synchronous Interface Read Timing for EMIFA (With Read Latency = 2)**



SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



- A. The write latency and the length of  $\overline{ACEx}$  assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFA CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 0 and  $CEEXT = 0.$
- B. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):
	- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
	- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
	- ACEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, ACEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue,  $\overline{ACEx}$  is active when  $\overline{\text{ASOE}}$  is active (CEEXT = 1).
	- Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles (RENEN = 0). For FIFO interface, ASADS/ASRE acts as ASRE with NO deselect cycles  $(RENEN = 1)$ .
	- Synchronization clock (SNCCLK): Synchronized to AECLKOUT1 or AECLKOUT2
- C. AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE operate as ASADS/ASRE, ASOE, and ASWE, respectively, during programmable synchronous interface accesses.

**Figure 5-20. Programmable Synchronous Interface Write Timing for EMIFA (With Write Latency = 0)**





- A. The write latency and the length of ACEx assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFA CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 1 and  $CEEXT = 0.$
- B. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):
	- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
	- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
	- ACEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, ACEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue,  $\overline{ACEx}$  is active when  $\overline{\text{ASOE}}$  is active (CEEXT = 1).
	- Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles (RENEN = 0). For FIFO interface, ASADS/ASRE acts as ASRE with NO deselect cycles (RENEN = 1).Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles (RENEN = 0). For FIFO interface, ASADS/ASRE acts as  $\overline{\text{ASRE}}$  with NO deselect cycles (RENEN = 1).
	- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
- C. AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE operate as ASADS/ASRE, ASOE, and ASWE, respectively, during programmable synchronous interface accesses.

<span id="page-98-0"></span>**Figure 5-21. Programmable Synchronous Interface Write Timing for EMIFA (With Write Latency = 1)**

## **5.8.3.3 Synchronous DRAM Timing**





## **Table 5-27. Switching Characteristics Over Recommended Operating Conditions for Synchronous DRAM Cycles for EMIFA Module (see [Figure](#page-100-0) 5-22[–Figure](#page-104-0) 5-29)**



**XAS STRUMENTS** 

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.

<span id="page-100-0"></span>B. APDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For APDT read, data is not latched into EMIF. The PDTRL field in the PDT control register (PDTCTL) configures the latency of the APDT signal with respect to the data phase of a read transaction. The latency of the APDT signal for a read can be programmed to 0, 1, 2, or 3 by setting PDTRL to 00, 01, 10, or 11, respectively. PDTRL equals 00 (zero latency) in [Figure](#page-100-0) 5-22.

## **Figure 5-22. SDRAM Read Command (CAS Latency 3) for EMIFA**

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



- A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.
- <span id="page-101-0"></span>B. APDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For APDT write, data is not driven (in High-Z). The PDTWL field in the PDT control register (PDTCTL) configures the latency of the APDT signal with respect to the data phase of a write transaction. The latency of the APDT signal for a write transaction can be programmed to 0, 1, 2, or 3 by setting PDTWL to 00, 01, 10, or 11, respectively. PDTWL equals 00 (zero latency) in [Figure](#page-101-0) 5-23.

## **Figure 5-23. SDRAM Write Command for EMIFA**





**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



#### **AAWE/ASDWE/ASWE(A)**

A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.



**Figure 5-24. SDRAM ACTV Command for EMIFA**

#### A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.

## **Figure 5-25. SDRAM DCAB Command for EMIFA**

EXAS **STRUMENTS** 

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.

## **Figure 5-26. SDRAM DEAC Command for EMIFA**



#### **AAWE/ASDWE/ASWE(A)**

A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.

#### **Figure 5-27. SDRAM REFR Command for EMIFA**



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.



#### **Figure 5-28. SDRAM MRS Command for EMIFA**

<span id="page-104-0"></span>A. AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.

## **Figure 5-29. SDRAM Self-Refresh Timing for EMIFA**

## **5.8.3.4 HOLD/HOLDA Timing**

## **Table 5-28. Timing Requirements for the HOLD/HOLDA Cycles for EMIFA Module(1) (see [Figure](#page-105-0) 5-30)**



(1) E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA.

## **Table 5-29. Switching Characteristics Over Recommended Operating Conditions for the HOLD/HOLDA Cycles for EMIFA Module(1) (2) (3) (see [Figure](#page-105-0) 5-30)**



(1) E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA

(2) EMIFA Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE **,** ASDCKE, ASOE3, and APDT.

(3) The EKxHZ bits in the EMIF Global Control register (GBLCTL) determine the state of the ECLKOUTx signals during HOLDA. If EKxHZ = 0, ECLKOUTx continues clocking during Hold mode. If

EKxHZ = 1, ECLKOUTx goes to high impedance during Hold mode, as shown in [Figure](#page-105-0) 5-30.

(4) All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



A. EMIFA Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE, ASDCKE, ASOE3, and APDT.

<span id="page-105-0"></span>B. The EKxHZ bits in the EMIF Global Control register (GBLCTL) determine the state of the ECLKOUTx signals during HOLDA. If EKxHZ = 0, ECLKOUTx continues clocking during Hold mode. If EKxHZ = 1, ECLKOUTx goes to high impedance during Hold mode, as shown in [Figure](#page-105-0) 5-30.

## **Figure 5-30. HOLD/HOLDA Timing for EMIFA**



## **5.8.3.5 BUSREQ Timing**

#### **Table 5-30. Switching Characteristics Over Recommended Operating Conditions for the BUSREQ Cycles for EMIFA Module (see [Figure](#page-106-0) 5-31)**

<span id="page-106-0"></span>

NO.	<b>PARAMETER</b>		$-500, A-600$		$-600$ $-720$		<b>UNIT</b>
			<b>MIN</b>	<b>MAX</b>	<b>MIN</b>	<b>MAX</b>	
	t <sub>d</sub> (AEKO1H-ABUSRV)	Delay time, AECLKOUTx high to ABUSREQ valid	0.6	7.1		5.5	ns
<b>AECLKOUTX</b> N							
	<b>ABUSREQ</b>						

**Figure 5-31. BUSREQ Timing for EMIFA**



## **5.9 Multichannel Audio Serial Port (McASP0) Peripheral**

The McASP functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and intercomponent digital audio interface transmission (DIT).

## **5.9.1 McASP0 Device-Specific Information**

The DM642 device includes one multichannel audio serial port (McASP) interface peripheral (McASP0). The McASP is a serial port optimized for the needs of multichannel audio applications.

The McASP consists of a transmit and receive section. These sections can operate completely independently with different data formats, separate master clocks, bit clocks, and frame syncs or alternatively, the transmit and receive sections may be synchronized. The McASP module also includes a pool of 16 shift registers that may be configured to operate as either transmit data, receive data, or general-purpose I/O (GPIO).

The transmit section of the McASP can transmit data in either a time-division-multiplexed (TDM) synchronous serial format or in a digital audio interface (DIT) format where the bit stream is encoded for S/PDIF, AES-3, IEC-60958, CP-430 transmission. The receive section of the McASP supports the TDM synchronous serial format.

The McASP can support one transmit data format (either a TDM format or DIT format) and one receive format at a time. All transmit shift registers use the same format and all receive shift registers use the same format. However, the transmit and receive formats need not be the same.

Both the transmit and receive sections of the McASP also support burst mode which is useful for non-audio data (for example, passing control information between two DSPs).

The McASP peripheral has additional capability for flexible clock generation, and error detection/handling, as well as error management.

For more detailed information on and the functionality of the McASP peripheral, see the TMS320C6000™ DSP Multichannel Audio Serial Port (McASP) Reference Guide (literature number SPRU041).

## **5.9.1.1 McASP Block Diagram**

[Figure](#page-108-0) 5-32 illustrates the major blocks along with external signals of the DM642 McASP0 peripheral; and shows the 8 serial data [AXR] pins. The McASP also includes full general-purpose I/O (GPIO) control, so any pins not needed for serial transfers can be used for general-purpose I/O.






## **5.9.2 McASP0 Peripheral Register Description(s)**

#### **Table 5-31. McASP0 Control Registers**





Texas<br>Instruments

# **[SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)**

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010





Copyright © 2007–2010, Texas Instruments Incorporated DM642 Peripheral Information and Electrical Specifications 111 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS058DD&partnum=SM320DM642-EP) Feedback Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

#### **Table 5-31. McASP0 Control Registers (continued)**



#### **Table 5-32. McASP0 Data Registers**



#### **5.9.3 McASP0 Electrical Data/Timing**

#### **5.9.3.1 Multichannel Audio Serial Port (McASP) Timing**

#### **Table 5-33. Timing Requirements for McASP (see [Figure](#page-113-0) 5-33 and [Figure](#page-114-0) 5-34) (1)**



(1) ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1 ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0 ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1

112 DM642 Peripheral Information and Electrical Specifications Copyright © 2007-2010, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS058DD&partnum=SM320DM642-EP) Feedback Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)

**STRUMENTS** 

**EXAS** 



#### **Table 5-34. Switching Characteristics Over Recommended Operating Conditions for McASP (see [Figure](#page-113-0) 5-33 and [Figure](#page-114-0) 5-34) (1)**



(1) ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1 ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0 ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1





- receiver is configured for falling edge (to shift data in).
- <span id="page-113-0"></span>B. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

**Figure 5-33. McASP Input Timings**





<span id="page-114-0"></span>B. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

#### **Figure 5-34. McASP Output Timings**



#### **5.10 Inter-Integrated Circuit (I2C)**

The inter-integrated circuit (I2C) module provides an interface between a TMS320C6000 DSP and other devices compliant with Philips Semiconductors Inter-IC bus (I<sup>2</sup>C bus) specification version 2.1 and connected by way of an I<sup>2</sup>C-bus. External components attached to this 2-wire serial bus can transmit/receive up to 8-bit data to/from the DSP through the I<sup>2</sup>C module.

#### **5.10.1 I** <sup>2</sup>**C Device-Specific Information**

The I<sup>2</sup>C module on the DM642 may be used by the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to communicate with other controllers in a system or to implement a user interface.

The  $I^2C$  port supports:

- Compatible with Philips I<sup>2</sup>C Specification Revision 2.1 (January 2000)
- Fast Mode up to 400 Kbps (no fail-safe I/O buffers)
- Noise Filter to Remove Noise 50 ns or less
- 7- and 10-Bit Device Addressing Modes
- Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality
- Events: DMA, Interrupt, or Polling
- Slew-Rate Limited Open-Drain Output Buffers

[Figure](#page-116-0) 5-35 is a block diagram of the I2C0 module.





 $\Box$  Shading denotes a peripheral module not available for this configuration.

#### **Figure 5-35. I2C0 Module Block Diagram**

<span id="page-116-0"></span>For more detailed information on the I<sup>2</sup>C peripheral, see the TMS320C6000™ DSP Inter-Integrated Circuit (I2C) Module Reference Guide (literature number SPRU175).

# Texas **NSTRUMENTS**

# **5.10.2 I** <sup>2</sup>**C Peripheral Register Description(s)**

## **Table 5-35. I2C0 Registers**





#### **5.10.3 I** <sup>2</sup>**C Electrical Data/Timing**

#### **5.10.3.1 Inter-Integrated Circuits (I2C) Timing**

#### **Table 5-36. Timing Requirements for I <sup>2</sup>C Timings(1) (see [Figure](#page-119-0) 5-36)**



(1) The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.

(2) A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{\text{su(SDA-SCLH)}} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW p the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_r$  max +  $t_{\text{su(SDA-SCLH)}}$  = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-Bus Specification) before the SCL line is released.

(3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

(4) The maximum t<sub>h(SDA-SCLL</sub>) has only to be met if the device does not stretch the low period  $[t_{w(SCLL)}]$  of the SCL signal.<br>(5)  $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-

 $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



**Figure 5-36. I <sup>2</sup>C Receive Timings**

<span id="page-119-0"></span>



(1)  $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

(2)  $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.



<span id="page-120-0"></span>

**Figure 5-37. I <sup>2</sup>C Transmit Timings**

EXAS **STRUMENTS** 

#### **5.11 Host-Port Interface (HPI)**

The HPI is a parallel port through which a host processor can directly access the CPU memory space. The host device functions as a master to the interface, which increases ease of access. The host and CPU can exchange information via internal or external memory. The host also has direct access to memory-mapped peripherals. Connectivity to the CPU memory space is provided through the enhanced DMA (EDMA) controller. Both the host and the CPU can access the HPI control register (HPIC) and the HPI address register (HPIA). The host can access the HPI data register (HPID) and the HPIC by using the external data and interface control signals.

For more detailed information on the HPI peripheral, see the TMS320C6000™ DSP Host Port Interface (HPI) Reference Guide (literature number SPRU578).

#### **5.11.1 HPI Peripheral Register Description(s)**



#### **Table 5-38. HPI Registers**

(1) Host access to the HPIA register updates both the HPIAW and HPIAR registers. The CPU can access HPIAW and HPIAR independently.



#### **5.11.2 Host-Port Interface (HPI) Electrical Data/Timing**



#### **Table 5-39. Timing Requirements for Host-Port Interface Cycles(1) (2) (see [Figure](#page-123-0) 5-38 through [Figure](#page-126-0) 5-45)**

(1) HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

 $(2)$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

(3) Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.

(4) Select the parameter value of 4P or 12.5 ns, whichever is larger.

#### **Table 5-40. Switching Characteristics Over Recommended Operating Conditions During Host-Port Interface Cycles(1) (2) (see [Figure](#page-123-0) 5-38 through [Figure](#page-126-0) 5-45)**



(1) HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

 $(2)$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

(3) This parameter is used during HPID reads and writes. For reads, at the beginning of a word transfer (HPI32) or the first half-word transfer (HPI16) on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID. For writes, HRDY goes high if the internal write buffer is full.



SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



<span id="page-123-0"></span>A. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-38. HPI16 Read Timing (HAS Not Used, Tied High)**



A. For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

B. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-39. HPI16 Read Timing (HAS Used)**

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



A. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-40. HPI16 Write Timing (HAS Not Used, Tied High)**



A. For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

B. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-41. HPI16 Write Timing (HAS Used)**





A. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-42. HPI32 Read Timing (HAS Not Used, Tied High)**



A. For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

B. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-43. HPI32 Read Timing (HAS Used)**



SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010



A. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-44. HPI32 Write Timing (HAS Not Used, Tied High)**



A. For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

<span id="page-126-0"></span>B. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

**Figure 5-45. HPI32 Write Timing (HAS Used)**

KAS

**STRUMENTS** 



### **5.12 Peripheral Component Interconnect (PCI)**

The PCI port for the TMS320C600 supports connection of the DSP to a PCI host via the integrated PCI master/slave bus interface. For the C64x devices, like the DM642, the PCI port interfaces to the DSP via the EDMA internal address generation hardware. This architecture allows for both PCI Master and Slave transactions, while keeping the EDMA channel resources available for other applications.

#### **5.12.1 PCI Device-Specific Information**

On the DM642 device, the PCI interface is multiplexed with the 32-bit Host Port Interface (HPI), or with a combination of 16-bit HPI and EMAC/MDIO. This provides the following flexibility options to the user:

- 32-bit 66 MHz PCI bus
- 32-bit HPI
- Combination of 16-bit HPI and EMAC/MDIO

For more detailed information on the PCI port peripheral module, see the TMS320C6000™ DSP Peripheral Component Interconnect (PCI) Reference Guide (literature number SPRU581).

#### **5.12.2 PCI Peripheral Register Description(s)**



#### **Table 5-41. PCI Peripheral Registers**



#### **5.12.3 PCI Electrical Data/Timing**

#### **5.12.3.1 Peripheral Component Interconnect (PCI) Timing**

#### **Table 5-42. Timing Requirements for PCLK(1) (2) (see [Figure](#page-128-0) 5-46)**



(1) For 3.3-V operation, the reference points for the rise and fall transitions are measured at V<sub>ILP</sub> MAX and V<sub>IHP</sub> MIN.<br>(2) P = 1/CPU clock frequency in ns. For example when running parts at 720 MHz,use P = 1.39 ns.

(3) Select the parameter value, whichever is larger.



**Figure 5-46. PCLK Timing**

#### **Table 5-43. Timing Requirements for PCI Reset (see [Figure](#page-128-1) 5-47)**

<span id="page-128-0"></span>



**Figure 5-47. PCI Reset (PRST) Timing**

#### **Table 5-44. Timing Requirements for PCI Inputs (see [Figure](#page-129-0) 5-48)**

<span id="page-128-1"></span>



SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



**Figure 5-48. PCI Input Timing (33/66 MHz)**

#### **Table 5-45. Switching Characteristics Over Recommended Operating Conditions for PCI Outputs (see [Figure](#page-129-1) 5-49)**

<span id="page-129-0"></span>

<span id="page-129-1"></span>

**Figure 5-49. PCI Output Timing (33/66 MHz)**





#### **Table 5-46. Timing Requirements for Serial EEPROM Interface (see [Figure](#page-130-0) 5-50)**

#### **Table 5-47. Switching Characteristics Over Recommended Operating Conditions for Serial EEPROM Interface(1) (see [Figure](#page-130-0) 5-50)**



<span id="page-130-0"></span>(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.



**Figure 5-50. PCI Serial EEPROM Interface Timing**

# 132 DM642 Peripheral Information and Electrical Specifications Copyright © 2007–2010, Texas Instruments Incorporated

# **5.13 Multichannel Buffered Serial Port (McBSP)**

The McBSP provides these functions:

- Full-duplex communication
- Double-buffered data registers, which allow a continuous data stream
- Independent framing and clocking for receive and transmit
- Direct interface to industry-standard codecs, analog interface chips (AICs), and other serially connected analog-to-digital (A/D) and digital-to-analog (D/A) devices
- External shift clock or an internal, programmable frequency shift clock for data transfer

For more detailed information on the McBSP peripheral, see the TMS320C6000™ DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (literature number SPRU580).

# **5.13.1 McBSP Peripheral Register Description(s)**



#### **Table 5-48. McBSP0 Registers**





**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

### **Table 5-49. McBSP1 Registers**



#### **5.13.2 McBSP Electrical Data/Timing**

#### **5.13.2.1 Multichannel Buffered Serial Port (McBSP) Timing**

#### **Table 5-50. Timing Requirements for McBSP(1) (see [Figure](#page-135-0) 5-51)**



(1) CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.<br>(3) Use whichever value is greater. Minimum CLKR/X cycle times *must* be met, even when CLKR/X is

Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing requirements.

(4) This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.



#### **Table 5-51. Switching Characteristics Over Recommended Operating Conditions for McBSP(1) (2) (see [Figure](#page-135-0) 5-51)**



(1) CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2) Minimum delay times also represent minimum output hold times.

(3) Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock source. Minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing requirements.

(4)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

(5) Use whichever value is greater.

 $(6)$  C = H or L

 $S =$  sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

S = sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

 $H = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

 $L = CLKX$  low pulse width =  $(CLKGDV/2)$  \* S if CLKGDV is even

 $L = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see (4) above).

(7) Extra delay from CLKX high to DX valid **applies only to the first data bit of a device**, if and only if DXENA = 1 in SPCR.

if DXENA = 0, then D1 = D2 = 0 if DXENA = 1, then D1 = 4P, D2 = 8P

(8) Extra delay from FSX high to DX valid **applies only to the first data bit of a device**, if and only if DXENA = 1 in SPCR. if DXENA = 0, then  $D1 = D2 = 0$ if DXENA = 1, then  $D1 = 4P$ ,  $D2 = 8P$ 

**EXAS** NSTRUMENTS

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**





A. Parameter No. 13 applies to the first data bit only when XDATDLY  $\neq$  0.

**Figure 5-51. McBSP Timing**

	Table 5-52. Timing Requirements for FSR When GSYNC = 1 (see Figure 5-52)		

<span id="page-135-1"></span><span id="page-135-0"></span>

NO.		$-500$ $-600$ $-720$		<b>UNIT</b>				
		<b>MIN</b>	<b>MAX</b>					
	Setup time, FSR high before CLKS high $t_{\text{su(FRH-CKSH)}}$	4		ns				
2	Hold time, FSR high after CLKS high $t_{h(CKSH-FRH)}$	4		ns				
<b>CLKS</b> $+2$ <b>FSR</b> external								
	CLKR/X (no need to resync)							
	<b>CLKR/X (needs resync)</b>							

**Figure 5-52. FSR Timing When GSYNC = 1**



#### Table 5-53. Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0<sup>(1) (2)</sup> **(see [Figure](#page-136-0) 5-53)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

#### **Table 5-54. Switching Characteristics Over Recommended Operating Conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0 (1) (2) (see [Figure](#page-136-0) 5-53)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $(3)$  S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

 $S =$  Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

 $T = CLKX$  period =  $(1 + CLKGDV)$  \* S

 $H = CLKX$  high pulse width = (CLKGDV/2 + 1)  $*$  S if CLKGDV is even

 $H = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

 $L = CLKX$  low pulse width =  $(CLKGDV/2) * S$  if  $CLKGDV$  is even

 $L = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

 $CLKXM = CLKRM = FSXM = FSRM = 0$  for Slave McBSP

(5) FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).



<span id="page-136-0"></span>

<sup>(4)</sup> FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.  $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for Master McBSP



#### SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

#### Table 5-55. Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0<sup>(1) (2)</sup> **(see [Figure](#page-137-0) 5-54)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

(2) For all SPI Slave modes, CLKG is programmed as  $1/4$  of the CPU clock by setting CLKSM = CLKGDV = 1.

#### **Table 5-56. Switching Characteristics Over Recommended Operating Conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0 (1) (2) (see [Figure](#page-137-0) 5-54)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

(3)  $S =$  Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

 $S =$  Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

 $T = CLKX$  period =  $(1 + CLKGDV) * S$ 

 $H = CLKX$  high pulse width = (CLKGDV/2 + 1)  $*$  S if CLKGDV is even

 $H = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

 $L = CLKX$  low pulse width =  $(CLKGDV/2)$  \* S if CLKGDV is even

L =  $(CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

- (4)  $FSRP = FSXP = 1$ . As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.  $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for Master McBSP
	- $CLKXM = CLKRM = FSSM = FSRM = 0$  for Slave McBSP
- (5) FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).



<span id="page-137-0"></span>



#### Table 5-57. Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1<sup>(1) (2)</sup> **(see [Figure](#page-138-0) 5-55)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

#### **Table 5-58. Switching Characteristics Over Recommended Operating Conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1 (1) (2) (see [Figure](#page-138-0) 5-55)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $(3)$  S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

 $S =$  Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

 $T = CLKX$  period =  $(1 + CLKGDV) * S$ 

 $H = CLKX$  high pulse width = (CLKGDV/2 + 1)  $*$  S if CLKGDV is even

 $H = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

 $L = CLKX$  low pulse width =  $(CLKGDV/2) * S$  if  $CLKGDV$  is even

 $L = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

 $CLKXM = CLKRM = FSXM = FSRM = 0$  for Slave McBSP

(5) FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).



<span id="page-138-0"></span>

<sup>(4)</sup> FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.  $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for Master McBSP



#### SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

#### Table 5-59. Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1<sup>(1) (2)</sup> **(see [Figure](#page-139-0) 5-56)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

#### **Table 5-60. Switching Characteristics Over Recommended Operating Conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1 (1) (2) (see [Figure](#page-139-0) 5-56)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

 $(2)$  For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

(3)  $S =$  Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

 $S =$  Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

 $T = CLKX$  period =  $(1 + CLKGDV) * S$ 

 $H = CLKX$  high pulse width = (CLKGDV/2 + 1)  $*$  S if CLKGDV is even

 $H = (CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

 $L = CLKX$  low pulse width =  $(CLKGDV/2)$  \* S if CLKGDV is even

L =  $(CLKGDV + 1)/2$  \* S if CLKGDV is odd or zero

- (4)  $FSRP = FSXP = 1$ . As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.  $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for Master McBSP
	- $CLKXM = CLKRM = FSSM = FSRM = 0$  for Slave McBSP
- (5) FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).



<span id="page-139-0"></span>**Figure 5-56. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1**



#### **5.14 Video Port**

Each Video Port is capable of sending and receiving digital video data. The Video Ports are also capable of capturing/displaying RAW data. The Video Port peripherals follow video standards such as BT.656 and SMPTE296.

#### **5.14.1 Video Port Device-Specific Information**

The DM642 device has three video port peripherals.

The video port peripheral can operate as a video capture port, video display port, or as a transport stream interface (TSI) capture port.

The port consists of two channels: A and B. A 5120-byte capture/display buffer is splittable between the two channels. The entire port (both channels) is always configured for either video capture or display only. Separate data pipelines control the parsing and formatting of video capture or display data for each of the BT.656, Y/C, raw video, and TSI modes.

For video capture operation, the video port may operate as two 8/10-bit channels of BT.656 or raw video capture; or as a single channel of 8/10-bit BT.656, 8/10-bit raw video, 16/20-bit Y/C video, 16/20-bit raw video, or 8-bit TSI.

For video display operation, the video port may operate as a single channel of 8/10-bit BT.656; or as a single channel of 8/10-bit BT.656, 8/10-bit raw video, 16/20 bit Y/C video, or 16/20-bit raw video. It may also operate in a two channel 8/10-bit raw mode in which the two channels are locked to the same timing. Channel B is not used during single channel operation.

For more detailed information on the DM642 Video Port peripherals, see the TMS320C64x™ DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide (literature number SPRU629).

#### **5.14.2 Video Port Peripheral Register Description(s)**



#### **Table 5-61. Video Port 0, 1, and 2 (VP0, VP1, and VP2) Control Registers**

Copyright © 2007–2010, Texas Instruments Incorporated DM642 Peripheral Information and Electrical Specifications 141 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS058DD&partnum=SM320DM642-EP) Feedback Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)

Texas **ISTRUMENTS** 

#### **Table 5-61. Video Port 0, 1, and 2 (VP0, VP1, and VP2) Control Registers (continued)**



142 DM642 Peripheral Information and Electrical Specifications Copyright © 2007-2010, Texas Instruments Incorporated

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS058DD&partnum=SM320DM642-EP) Feedback Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)



#### **Table 5-61. Video Port 0, 1, and 2 (VP0, VP1, and VP2) Control Registers (continued)**



## **5.14.3 Video Port (VP0, VP1, VP2) Electrical Data/Timing**

#### **5.14.3.1 VCLKIN Timing (Video Capture Mode)**

#### **Table 5-62. Timing Requirements for Video Capture Mode for VPxCLKINx(1)**

**(see [Figure](#page-143-0) 5-57)**



<span id="page-143-0"></span>(1) The reference points for the rise and fall transitions are measured at  $V_{IL}$  MAX and  $V_{IH}$  MIN.



**Figure 5-57. Video Port Capture VPxCLKINx Timing**


# **5.14.3.2 Video Data and Control Timing (Video Capture Mode)**







<span id="page-144-0"></span>**Figure 5-58. Video Port Capture Data and Control Input Timing**

# **5.14.3.3 VCLKIN Timing (Video Display Mode)**

# **Table 5-64. Timing Requirements for Video Display Mode for VPxCLKINx(1) (see [Figure](#page-145-0) 5-59)**



(1) The reference points for the rise and fall transitions are measured at  $V_{IL}$  MAX and  $V_{IH}$  MIN.



**Figure 5-59. Video Port Display VPxCLKINx Timing**

#### <span id="page-145-0"></span>**5.14.3.4 Video Control Input/Output and Video Display Data Output Timing With Respect to VPxCLKINx and VPxCLKOUTx (Video Display Mode)**

#### **Table 5-65. Timing Requirements in Video Display Mode for Video Control Input Shown With Respect to VPxCLKINx and VPxCLKOUTx (see [Figure](#page-146-0) 5-60)**



(1) Assuming non-inverted VPxCLKOUTx signal.



#### **Table 5-66. Switching Characteristics Over Recommended Operating Conditions in Video Display Mode for Video Data and Control Output Shown With Respect to VPxCLKINx and VPxCLKOUTx(1) (2) (see [Figure](#page-146-0) 5-60)**



(1)  $V =$  the video input clock (VPxCLKINx) period in ns.

 $(2)$  VH is the high period of V (video input clock period) in ns and VL is the low period of V (video input clock period) in ns.

(3) Assuming non-inverted VPxCLKOUTx signal.<br>(4) VPxOUT consists of VPxCTLx and VPxD[19:0

VPxOUT consists of VPxCTLx and VPxD[19:0]



#### <span id="page-146-0"></span>**Figure 5-60. Video Port Display Data Output Timing and Control Input/Output Timing With Respect to VPxCLKINx and VPxCLKOUTx**

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

## **5.14.3.5 Video Dual-Display Sync Mode Timing (With Respect to VPxCLKINx)**

#### **Table 5-67. Timing Requirements for Dual-Display Sync Mode for VPxCLKINx (see [Figure](#page-147-0) 5-61)**

<span id="page-147-0"></span>



### **5.15 VCXO Interpolated Control (VIC)**

The VIC can be used in conjunction with the Video Ports (VPs) to maintain synchronization of a video stream. The VIC can also be used to control a VCXO to adjust the pixel clock rate to a video port.

#### **5.15.1 VIC Device-Specific Information**

The VCXO interpolated control (VIC) port provides digital-to-analog conversation with resolution from 9-bits to up to 16-bits. The output of the VIC is a single bit interpolated D/A output (VDAC pin).

Typical D/A converters provide a discrete output level for every value of the digital word that is being converted. This is a problem for digital words that are long. This is avoided in a Sigma Delta type D/A converter by choosing a few widely spaced output levels and interpolating values between them. The interpolating mechanism causes the output to oscillate rapidly between the levels in such a manner that the average output represents the value of input code.

In the VIC, two output levels are chosen (0 and 1), and Sigma Delta interpolation scheme is implemented to interpolate between these levels with a rapidly changing signal. The frequency of interpolation is dependent on the resolution needed.

When the video port is used in transport stream interface (TSI) mode, the VIC port is used to control the system clock, VCXO, for MPEG transport stream.

The VIC supports the following features:

- Single interpolation for D/A conversion
- Programmable precision from 9-to-16 bits
- Interface for register accesses

For more detailed information on the DM642 VCXO interpolated control (VIC) peripheral, see the TMS320C64x™ DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide (literature number SPRU629).

#### **5.15.2 VIC Peripheral Register Description(s)**



#### **Table 5-68. VCXO Interpolated Control (VIC) Port Registers**

**RUMENTS** 

AS

# **5.15.3 VIC Electrical Data/Timing**

# **5.15.3.1 STCLK Timing**

# **Table 5-69. Timing Requirments for STCLK(1) (see [Figure](#page-149-0) 5-62)**



<span id="page-149-0"></span>(1) The reference points for the rise and fall transitions are measured at  $V_{IL}$  MAX and  $V_{IH}$  MIN.



**Figure 5-62. STCLK Timing**



# **5.16 Ethernet Media Access Controller (EMAC)**

The EMAC controls the flow of packet data from the DSP to the PHY.

#### **5.16.1 EMAC Device-Specific Information**

The ethernet media access controller (EMAC) provides an efficient interface between the DM642 DSP core processor and the network. The DM642 EMAC support both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex, with hardware flow control and quality of service (QOS) support. The DM642 EMAC makes use of a custom interface to the DSP core that allows efficient data transmission and reception.

The EMAC controls the flow of packet data from the DSP to the PHY. The MDIO module controls PHY configuration and status monitoring.

Both the EMAC and the MDIO modules interface to the DSP through a custom interface that allows efficient data transmission and reception. This custom interface is referred to as the EMAC control module, and is considered integral to the EMAC/MDIO peripheral. The control module is also used to control device reset, interrupts, and system priority.

The TMS320C6000™ DSP Ethernet Media Access Controller (EMAC) / Management Data Input/Output (MDIO) Module Reference Guide (literature number SPRU628) describes the DM642 EMAC peripheral in detail. Some of the features documented in this peripheral reference guide are not supported on the DM642 at this time. The DM642 supports one receive channel and does not support receive quality of service (QOS). For a list of supported registers and register fields, see [Table](#page-150-0) 5-70 [Ethernet MAC (EMAC) Control Registers] and [Table](#page-153-0) 5-71 [EMAC Statistics Registers] in this data sheet.

# **5.16.2 EMAC Peripheral Register Description(s)**

<span id="page-150-0"></span>

#### **Table 5-70. Ethernet MAC (EMAC) Control Registers**

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

Texas **STRUMENTS** 

# **Table 5-70. Ethernet MAC (EMAC) Control Registers (continued)**



Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS058DD&partnum=SM320DM642-EP) Feedback Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)



**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

# **Table 5-70. Ethernet MAC (EMAC) Control Registers (continued)**



**NSTRUMENTS** 

Texas

#### **Table 5-71. EMAC Statistics Registers**

<span id="page-153-0"></span>

#### **Table 5-72. EMAC Wrapper**



#### **Table 5-73. EWRAP Registers**



154 DM642 Peripheral Information and Electrical Specifications Copyright © 2007-2010, Texas Instruments Incorporated

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS058DD&partnum=SM320DM642-EP) Feedback Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)

**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

#### **Table 5-73. EWRAP Registers (continued)**



# **5.16.3 EMAC Electrical Data/Timing**

## **Table 5-74. Timing Requirements for MRCLK (see [Figure](#page-154-0) 5-63)**





**Figure 5-63. MRCLK Timing (EMAC – Receive)**

#### **Table 5-75. Timing Requirements for MTCLK (see [Figure](#page-154-0) 5-63)**

<span id="page-154-0"></span>



**Figure 5-64. MTCLK Timing (EMAC – Transmit)**

# **Table 5-76. Timing Requirements for EMAC MII Receive 10/100 Mbps(1) (see [Figure](#page-155-0) 5-65)**



(1) Receive selected signals include: MRXD3-MRXD0, MRXDV, and MRXER.

**EXAS ISTRUMENTS** 





**Figure 5-65. EMAC Receive Interface Timing**

#### <span id="page-155-0"></span>**Table 5-77. Switching Characteristics Over Recommended Operating Conditions for EMAC MII Transmit 10/100 Mbps(1) (see [Figure](#page-155-1) 5-66)**



<span id="page-155-1"></span>

**Figure 5-66. EMAC Transmit Interface Timing**



# **5.17 Management Data Input/Output (MDIO)**

The MDIO module controls PHY configuration and status monitoring.

#### **5.17.1 Device-Specific Information**

The management data input/output (MDIO) module continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system.

The management data input/output (MDIO) module implements the 802.3 serial management interface to interrogate and control Ethernet PHY(s) using a shared two-wire bus. Host software uses the MDIO module to configure the auto-negotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface, with very little maintenance from the core processor.

The TMS320C6000 DSP Ethernet Media Access Controller (EMAC) / Management Data Input/Output (MDIO) Module Reference Guide (literature number SPRU628) describes the DM642 MDIO peripheral in detail. Some of the features documented in this peripheral reference guide are not supported on the DM642 at this time. The DM642 only supports one EMAC module. For a list of supported registers and register fields, see [Table](#page-156-0) 5-78 [MDIO Registers] in this data sheet.

#### **5.17.2 Peripheral Register Description(s)**

<span id="page-156-0"></span>

#### **Table 5-78. MDIO Registers**

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

# **5.17.3 Management Data Input/Output (MDIO) Electrical Data/Timing**



#### **Table 5-79. Timing Requirements for MDIO Input (see [Figure](#page-157-0) 5-67)**



# **Figure 5-67. MDIO Input Timing**

#### **Table 5-80. Switching Characteristics Over Recommended Operating Conditions for MDIO Output (see [Figure](#page-157-1) 5-68)**

<span id="page-157-1"></span><span id="page-157-0"></span>

**Figure 5-68. MDIO Output Timing**



#### **5.18 Timer**

The C6000™ DSP device has 32-bit general-purpose timers that can be used to:

- Time events
- Count events
- Generate pulses
- Interrupt the CPU
- Send synchronization events to the DMA

The timers have two signaling modes and can be clocked by an internal or an external source. The timers have an input pin and an output pin. The input and output pins (TINP and TOUT) can function as timer clock input and clock output. They can also be respectively configured for general-purpose input and output.

With an internal clock, for example, the timer can signal an external A/D converter to start a conversion, or it can trigger the DMA controller to begin a data transfer. With an external clock, the timer can count external events and interrupt the CPU after a specified number of events.

#### **5.18.1 Timer Device-Specific Information**

The DM642 device has a total of three 32-bit general-purpose timers (Timer 0, Timer 1, and Timer 2). Timer2 is **not** externally pinned out.

For more detailed information, see the TMS320C6000™ DSP 32-Bit Timer Reference Guide (literature number SPRU582).

# **5.18.2 Timer Peripheral Register Description(s)**



#### **Table 5-81. Timer 0 Registers**

#### **Table 5-82. Timer 1 Registers**



#### **Table 5-83. Timer 2 Registers**



Product Folder Link(s): [SM320DM642-EP](http://focus.ti.com/docs/prod/folders/print/sm320dm642-ep.html)

**RUMENTS** 

# **5.18.3 Timer Electrical Data/Timing**





(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

#### **Table 5-85. Switching Characteristics Over Recommended Operating Conditions for Timer Outputs(1) (see [Figure](#page-159-0) 5-69)**



<span id="page-159-0"></span>(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.



**Figure 5-69. Timer Timing**



## **5.19 General-Purpose Input/Output (GPIO)**

The GPIO peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs. When configured as an output, you can write to an internal register to control the state driven on the output pin. When configured as an input, you can detect the state of the input by reading the state of an internal register.

In addition, the GPIO peripheral can produce CPU interrupts and EDMA events in different interrupt/event generation modes.

#### <span id="page-160-1"></span>**5.19.1 GPIO Device-Specific Information**

To use the GP[15:0] software-configurable GPIO pins, the GPxEN bits in the GP Enable (GPEN) Register and the GPxDIR bits in the GP Direction (GPDIR) Register must be properly configured.



where "x" represents one of the 15 through 0 GPIO pins

[Figure](#page-160-0) 5-70 shows the GPIO enable bits in the GPEN register for the DM642 device. To use any of the GPx pins as general-purpose input/output functions, the corresponding GPxEN bit must be set to "1" (enabled). Default values are device-specific, so refer to [Figure](#page-160-0) 5-70 for the DM642 default configuration.



<span id="page-160-0"></span>**Legend**: R/W = Readable/Writable,  $-n$  = value after reset,  $-x$  = undefined value after reset

#### **Figure 5-70. GPIO Enable Register (GPEN) [Hex Address: 01B0 0000]**

[Figure](#page-161-0) 5-71 shows the GPIO direction bits in the GPDIR register. This register determines if a given GPIO pin is an input or an output providing the corresponding GPxEN bit is enabled (set to "1") in the GPEN register. By default, all the GPIO pins are configured as input pins.

EXAS **TRUMENTS** 

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



<span id="page-161-0"></span>**Legend**: R/W = Readable/Writable, -n = value after reset, -x = undefined value after reset

#### **Figure 5-71. GPIO Direction Register (GPDIR) [Hex Address: 01B0 0004]**

For more detailed information on general-purpose inputs/outputs (GPIOs), see the TMS320C6000™ DSP General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRU584).

# **5.19.2 GPIO Peripheral Register Description(s)**



#### **Table 5-86. GP0 Registers**



# **5.19.3 General-Purpose Input/Output (GPIO) Electrical Data/Timing**



# **Table 5-87. Timing Requirements for GPIO Inputs(1) (2) (see [Figure](#page-162-0) 5-72)**

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

(2) The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the DSP recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to at least 12P to allow the DSP enough time to access the GPIO register through the CFGBUS.

#### **Table 5-88. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs(1) (see [Figure](#page-162-0) 5-72)**



(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 720 MHz, use  $P = 1.39$  ns.

<span id="page-162-0"></span>(2) This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the GPIO is dependent upon internal bus activity.





SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**



# **5.20 JTAG**

The JTAG interface is used for BSDL testing and emulation of the DM642 device.

**Note:** IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

## **5.20.1 JTAG Device-Specific Information**

#### **5.20.1.1 IEEE 1149.1 JTAG Compatibility Statement**

The DM642 DSP requires that both TRST and RESET be asserted upon power up to be properly initialized. While RESET initializes the DSP core, TRST initializes the DSP's emulation logic. Both resets are required for proper operation.

**Note:** TRST is synchronous and **must** be clocked by TCLK; otherwise, BSCAN may not respond as expected after TRST is asserted.

While both TRST and RESET need to be asserted upon power up, only RESET needs to be released for the DSP to boot properly. TRST may be asserted indefinitely for normal operation, keeping the JTAG port interface and DSP's emulation logic in the reset state. TRST only needs to be released when it is necessary to use a JTAG controller to debug the DSP or exercise the DSP's boundary scan functionality. RESET must be released only in order for boundary-scan JTAG to read the variant field of IDCODE correctly. Other boundary-scan instructions work correctly independent of current state of RESET.

For maximum reliability, the DM642 DSP includes an internal pulldown (IPD) on the TRST pin to ensure that TRST will always be asserted upon power up and the DSP's internal emulation logic will always be properly initialized. JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers may not drive TRST high but expect the use of a pullup resistor on TRST. When using this type of JTAG controller, assert TRST to intialize the DSP after powerup and externally drive TRST high before attempting any emulation or boundary scan operations.

Following the release of RESET, the low-to-high transition of TRST must be "seen" to latch the state of EMU1 and EMU0. The EMU[1:0] pins configure the device for either Boundary Scan mode or Emulation mode. For more detailed information, see the terminal functions section of this data sheet.

**Note:** The DESIGN\_WARNING section of the DM642 BSDL file contains information and constraints regarding proper device operation while in Boundary Scan Mode.

#### **5.20.1.2 JTAG ID Register Description**

The JTAG ID register is a read-only register that identifies to the customer the JTAG/Device ID. For the DM642 device, the JTAG ID register resides at address location 0x01B3 F008. The register hex value for the DM642 device is: 0x0007 902F. For the actual register bit names and their associated bit field descriptions, see [Figure](#page-163-0) 5-73 and [Table](#page-164-0) 5-89.



<span id="page-163-0"></span>**Legend:**  $R =$  Read only,  $-n =$  value after reset

**Figure 5-73. JTAG ID Register Description – DM642 Register Value – 0x0007 902F**



<span id="page-164-0"></span>**www.ti.com** SGUS058D–JUNE 2007–REVISED OCTOBER 2010

#### **Table 5-89. JTAG ID Register Selection Bit Descriptions**



# **5.20.2 JTAG Peripheral Register Description(s)**

#### **Table 5-90. JTAG ID Register**



# **5.20.3 JTAG Test-Port Electrical Data/Timing**

#### **Table 5-91. Timing Requirements for JTAG Test Port (see [Figure](#page-164-1) 5-74)**



#### **Table 5-92. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port (see [Figure](#page-164-1) 5-74)**

<span id="page-164-1"></span>

NO.	<b>PARAMETER</b>	$-500$ $-600$ $-720$		<b>UNIT</b>
		<b>MIN</b>	<b>MAX</b>	
$\overline{2}$	Delay time, TCK low to TDO valid t <sub>d</sub> (TCKL-TDOV)	0	18	ns
	<b>TCK</b> $\overline{2}$	$\overline{2}$		
	TDO			
	$3 -$ <b>TDI/TMS/TRST</b>			

**Figure 5-74. JTAG Test-Port Timing**



#### **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

This data sheet revision history highlights the technical changes made to the SPRS200K device-specific data sheet to make it an SPRS200L revision.

**Scope:** Applicable updates to the C64x device family, specifically relating to the DM642 device, have been incorporated.

GP7 through GP0 after reset default to enabled as an input-only.





## **6 Mechanical Data**

The following table(s) show the thermal resistance characteristics for the PBGA - GDK, GNZ, and ZNZ mechanical packages.

## **6.1 Thermal Data**



## **Table 6-1. Thermal Resistance Characteristics (S-PBGA Package) [GDK]**

(1) m/s = meters per second

## **Table 6-2. Thermal Resistance Characteristics (S-PBGA Package) [GNZ]**



(1) m/s = meters per second

#### **Table 6-3. Thermal Resistance Characteristics (S-PBGA Package) [ZNZ]**



(1) m/s = meters per second

Copyright © 2007–2010, Texas Instruments Incorporated and Mechanical Data 167

SGUS058D–JUNE 2007–REVISED OCTOBER 2010 **www.ti.com**

Texas **ISTRUMENTS** 



# **Table 6-3. Thermal Resistance Characteristics (S-PBGA Package) [ZNZ] (continued)**

# **6.2 Packaging Information**

The following packaging information and addendum reflect the most current released data available for the designated device(s). This data is subject to change without notice and without revision of this document.



# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

# **MECHANICAL DATA**

MPBG301 – JULY 2002

**GDK (S–PBGA–N548) PLASTIC BALL GRID ARRAY**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Flip chip application only.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated