









SN54AHC126, SN74AHC126

#### SCLS257N - DECEMBER 1995 - REVISED FEBRUARY 2024

# **SNx4AHC126 Quadruple Bus Buffer Gates with 3-State Outputs**

#### 1 Features

- Operating range 2V to 5.5V V<sub>CC</sub>
- Low delay, 3.8 ns (typical with 5-V supply)
- Latch-up performance exceeds 250mA per JESD 17

# 2 Applications

- **Drive indicator LEDs**
- Drive transmission lines with logic
- Enable or disable a digital signal

### 3 Description


The SNx4AHC126 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.

For the high-impedance state during power up or power down, OE can be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the drive.

#### **Package Information**

| PART NUMBER  | PACKAGE <sup>(1)</sup> | PACKAGE<br>SIZE <sup>(2)</sup> | BODY SIZE (3) |
|--------------|------------------------|--------------------------------|---------------|
| SNx4AHC126   | BQA (WQFN, 14)         | 3mm × 2.5mm                    | 3mm × 2.5mm   |
| 311X4A11C120 | PW (TSSOP, 14)         | 5mm × 6.4mm                    | 5mm × 4.4mm   |

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)





# **Table of Contents**

| 1 Features1   | 7 Detailed Description11                              |   |
|---|---|---|
| 2 Applications1   | 7.1 Overview  |   |
| 3 Description1  | 7.2 Functional Block Diagram11                        |   |
| 4 Pin Configuration and Functions3                              | 7.3 Feature Description11                             |   |
| 5 Specifications4   | 7.4 Device Functional Modes12                         | , |
| 5.1 Absolute Maximum Ratings4                                   | 8 Device and Documentation Support13                  | , |
| 5.2 ESD Ratings4  | 8.1 Documentation Support13                           | , |
| 5.3 Recommended Operating Conditions5                           | 8.2 Receiving Notification of Documentation Updates13 | , |
| 5.4 Thermal Information5  | 8.3 Support Resources13                               | , |
| 5.5 Electrical Characteristics6                                 | 8.4 Trademarks13                                      | , |
| 5.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6 | 8.5 Electrostatic Discharge Caution13                 | , |
| 5.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V    | 8.6 Glossary13  | í |
| 5.8 Noise Characteristics7                                      | 9 Revision History13                                  | , |
| 5.9 Operating Characteristics7                                  | 10 Mechanical, Packaging, and Orderable               |   |
| 5.10 Typical Characteristics8                                   | Information13   | , |
| 6 Parameter Measurement Information10                           |   |   |



# **4 Pin Configuration and Functions**








Figure 4-2. BQA Package, WQFN 14-Pin (Transparent Top View)

**Table 4-1. Pin Functions** 

| PIN             |                  | TYPE(1) | DESCRIPTION                                   |
|-----------------|------------------|---------|---|
| NAME            | NO.              | ITPE(") | DESCRIPTION                                   |
| 10E             | 1                | I       | Channel 1, output enable                      |
| 1A              | 2                | I       | Channel 1, A input                            |
| 1Y              | 3                | 0       | Channel 1, Y output                           |
| 20E             | 4                | I       | Channel 2, output enable                      |
| 2A              | 5                | I       | Channel 2, A input                            |
| 2Y              | 6                | 0       | Channel 2, Y output                           |
| GND             | 7                | G       | Ground  |
| 3Y              | 8                | 0       | Channel 3, Y output                           |
| 3A              | 9                | I       | Channel 3, A input                            |
| 30E             | 10               | I       | Channel 3, OE input                           |
| 4Y              | 11               | 0       | Channel 4, Y output                           |
| 4A              | 12               | I       | Channel 4, A input                            |
| 40E             | 13               | I       | Channel 4, OE input                           |
| V <sub>CC</sub> | 14               | Р       | Positive supply                               |
| Thermal Page    | d <sup>(2)</sup> | _       | Thermal pad; connect to GND or leave floating |

<sup>(1)</sup> I = input, O = output, P = power, G = ground

<sup>(2)</sup> BQA package only



### **5 Specifications**

# **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

|                    |  |  | MIN                   | MAX | UNIT |
|--------------------|--|--|-----------------------|-----|------|
| V <sub>CC</sub>    | Supply voltage range                             |  | -0.5                  | 7   | V    |
| V <sub>I</sub> (2) | Input voltage range                              |  | -0.5                  | 7   | V    |
| V <sub>O</sub> (2) | Output voltage range                             | -0.5                                     | V <sub>CC</sub> + 0.5 | V   |      |
| I <sub>IK</sub>    | Input clamp current                              | (V <sub>I</sub> < 0)                     |                       | -20 | mA   |
| I <sub>OK</sub>    | Output clamp current                             | $(V_O < 0 \text{ or } V_O > V_{CC})$     |                       | ±20 | mA   |
| Io                 | Continuous output current                        | (V <sub>O</sub> = 0 to V <sub>CC</sub> ) |                       | ±25 | mA   |
|                    | Continuous current through V <sub>CC</sub> or GN |  | ±50                   | mA  |      |
| T <sub>stg</sub>   | Storage temperature range                        |  | -65                   | 150 | °C   |

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

|                    |               |   | VALUE | UNIT |
|--------------------|---------------|---|-------|------|
| V                  | Electrostatic | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>     | ±2000 | V    |
| V <sub>(ESD)</sub> | discharge     | Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup> | ±1000 | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



# **5.3 Recommended Operating Conditions**

|                                |                                    |  | MIN  | MAX             | UNIT  |  |
|--------------------------------|------------------------------------|--|------|-----------------|-------|--|
| V <sub>CC</sub>                | Supply voltage                     |  | 2    | 5.5             | V     |  |
|                                |                                    | V <sub>CC</sub> = 2 V                      | 1.5  |                 |       |  |
| V <sub>IH</sub>                | High-level input voltage           | V <sub>CC</sub> = 3 V                      | 2.1  |                 | V     |  |
|                                |                                    | V <sub>CC</sub> = 5.5 V                    | 3.85 |                 |       |  |
|                                |                                    | V <sub>CC</sub> = 2 V                      |      | 0.5             |       |  |
| V <sub>IL</sub>                | Low-level input voltage            | V <sub>CC</sub> = 3 V                      |      | 0.9             | V     |  |
|                                |                                    | V <sub>CC</sub> = 5.5 V                    |      | 1.65            |       |  |
| V <sub>I</sub> (1)             | Input voltage                      |  | 0    | 5.5             | V     |  |
| Vo                             | Output voltage                     |  | 0    | V <sub>CC</sub> | V     |  |
|                                |                                    | V <sub>CC</sub> = 2 V                      |      | -50             | μA    |  |
| I <sub>OH</sub> <sup>(2)</sup> | High-level output current          | V <sub>CC</sub> = 3.3 V ± 0.3 V            |      | -4              | m Λ   |  |
|                                |                                    | V <sub>CC</sub> = 5 V ± 0.5 V              |      | -8              | mA    |  |
|                                |                                    | V <sub>CC</sub> = 2 V                      |      | 50              | μA    |  |
| I <sub>OL</sub> (2)            | Low-level output current           | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ |      | 4               | mA    |  |
|                                |                                    | V <sub>CC</sub> = 5 V ± 0.5 V              |      | 8               | MA    |  |
| A 4 / A > .                    | Input transition rise or fall rate | V <sub>CC</sub> = 3.3 V ± 0.3 V            |      | 100             | no/\/ |  |
| Δt/Δv                          | Input transition rise or fall rate | V <sub>CC</sub> = 5 V ± 0.5 V              |      | 20              | ns/V  |  |
| т                              | Operating free air temperature     | SN74AHC126                                 | -40  | 85              | °C    |  |
| T <sub>A</sub>                 | Operating free-air temperature     | SN54AHC126                                 | -55  | 125             | °C    |  |

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND for proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### **5.4 Thermal Information**

|                       |  |       |     | SN74A | HC126 |     |       |      |
|-----------------------|--|-------|-----|-------|-------|-----|-------|------|
|                       | THERMAL METRIC(1)                            | D     | DB  | DGV   | N     | NS  | PW    | UNIT |
|                       |  |       |     | 14 F  | PINS  |     |       |      |
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       | 124.6 |     |       |       |     | 147.7 |      |
| R <sub>θJC(top)</sub> | Junction-to-case (top) thermal resistance    | 79.7  |     |       |       |     | 77.4  |      |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 81.2  |     |       |       |     | 90.9  |      |
| Ψлт                   | Junction-to-top characterization parameter   | 39.3  |     |       |       |     | 27.2  | °C/W |
| ΨЈВ                   | Junction-to-board characterization parameter | 80.8  |     |       |       |     | 90.2  |      |
| R <sub>θJC(bot)</sub> | Junction-to-case (bottom) thermal resistance | N/A   | N/A | N/A   | N/A   | N/A | N/A   |      |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Recommended current values provided to maintain appropriate output state as per the relevant output voltage specification (V<sub>OL</sub> for I<sub>OL</sub>, V<sub>OH</sub> for I<sub>OH</sub>). See *Electrical Characteristics* table for details.



#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER       | TEST CONDITIONS                         | V               | T,   | <sub>λ</sub> = 25 °C | ;     | -40 to | +85 °C | -55 to +125 °C |                   | UNIT |  |
|-----------------|---|-----------------|------|----------------------|-------|--------|--------|----------------|-------------------|------|--|
| PARAMETER       | TEST CONDITIONS                         | V <sub>cc</sub> | MIN  | TYP                  | MAX   | MIN    | MAX    | MIN            | MAX               | UNII |  |
| V <sub>OH</sub> |   | 2 V             | 1.9  | 2                    |       | 1.9    |        | 1.9            |                   |      |  |
|                 | I <sub>OH</sub> = -50 μA                | 3 V             | 2.9  | 3                    |       | 2.9    |        | 2.9            |                   |      |  |
|                 |   | 4.5 V           | 4.4  | 4.5                  |       | 4.4    |        | 4.4            |                   | V    |  |
|                 | I <sub>OH</sub> = -4 mA                 | 3 V             | 2.58 |                      |       | 2.48   |        | 2.48           |                   |      |  |
|                 | I <sub>OH</sub> = -8 mA                 | 4.5 V           | 3.94 |                      |       | 3.8    |        | 3.8            |                   |      |  |
|                 | Ι <sub>ΟL</sub> = 50 μΑ                 | 2 V             |      |                      | 0.1   |        | 0.1    |                | 0.1               |      |  |
|                 |   | 3 V             |      |                      | 0.1   |        | 0.1    |                | 0.1               |      |  |
| V <sub>OL</sub> |   | 4.5 V           |      |                      | 0.1   |        | 0.1    |                | 0.1               | V    |  |
|                 | I <sub>OL</sub> = 4 mA                  | 3 V             |      |                      | 0.36  |        | 0.44   |                | 0.5               |      |  |
|                 | I <sub>OL</sub> = 8 mA                  | 4.5 V           |      |                      | 0.36  |        | 0.44   |                | 0.5               |      |  |
| I <sub>I</sub>  | V <sub>I</sub> = 5.5 V or GND           | 0 V to 5.5 V    |      |                      | ±0.1  |        | ±1     |                | ±1 <sup>(1)</sup> | μA   |  |
| I <sub>OZ</sub> | V <sub>I</sub> = V <sub>CC</sub> or GND | 5.5 V           |      |                      | ±0.25 |        |        |                | ±2.5              | μΑ   |  |
| I <sub>CC</sub> | $V_1 = V_{CC} \text{ or } $ $I_O = 0$   | 5.5 V           |      |                      | 4     |        |        |                | 40                | μА   |  |
| C <sub>i</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND | 5 V             |      | 4                    | 10    |        | 10     |                |                   | pF   |  |

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .

# 5.6 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Section 6)

|                    | FROM    | то       | TO LOAD                |     | <sub>A</sub> = 25°C | ;                  | -40 to + | 85 °C | –55 to +125 °C   |                     | LINUT |
|--------------------|---------|----------|------------------------|-----|---------------------|--------------------|----------|-------|------------------|---------------------|-------|
| PARAMETER          | (INPUT) | (OUTPUT) | CAPACITANC<br>E        | MIN | TYP                 | MAX                | MIN      | MAX   | MIN              | MAX                 | UNIT  |
| t <sub>PLH</sub>   | A       | Y        | C <sub>I</sub> = 15 pF |     | 5.6 <sup>(1)</sup>  | 8(1)               | 1        | 9.5   | 1 <sup>(1)</sup> | 9.5 <sup>(1)</sup>  | ns    |
| t <sub>PHL</sub>   |         | ı        | C <sub>L</sub> = 13 μr |     | 5.6 <sup>(1)</sup>  | 8(1)               | 1        | 9.5   | 1 <sup>(1)</sup> | 9.5 <sup>(1)</sup>  | 115   |
| t <sub>PZH</sub>   | OE      | Y        | C <sub>L</sub> = 15 pF |     | 5.4 <sup>(1)</sup>  | 8(1)               | 1        | 9.5   | 1 <sup>(1)</sup> | 9.5 <sup>(1)</sup>  | ns    |
| t <sub>PZL</sub>   |         | ı        | CL = 13 pr             |     | 5.4 <sup>(1)</sup>  | 8(1)               | 1        | 9.5   | 1 <sup>(1)</sup> | 9.5 <sup>(1)</sup>  | 115   |
| t <sub>PHZ</sub>   | OE      | Y        | C <sub>L</sub> = 15 pF |     | 7 <sup>(1)</sup>    | 9.7 <sup>(1)</sup> | 1        | 11.5  | 1 <sup>(1)</sup> | 11.5 <sup>(1)</sup> | ns    |
| t <sub>PLZ</sub>   |         | ı        | CL = 13 pr             |     | 7 <sup>(1)</sup>    | 9.7 <sup>(1)</sup> | 1        | 11.5  | 1 <sup>(1)</sup> | 11.5 <sup>(1)</sup> | 115   |
| t <sub>PLH</sub>   | А       | Y        | C <sub>1</sub> = 50 pF |     | 8.1                 | 11.5               | 1        | 13    | 1                | 13                  | ns    |
| t <sub>PHL</sub>   | ^       | ı        | CL = 30 pr             |     | 8.1                 | 11.5               | 1        | 13    | 1                | 13                  | 115   |
| t <sub>PZH</sub>   | OE      | Y        | C <sub>L</sub> = 50 pF |     | 7.9                 | 11.5               | 1        | 13    | 1                | 13                  | ns    |
| t <sub>PZL</sub>   | OL      | ı        | CL = 30 pr             |     | 7.9                 | 11.5               | 1        | 13    | 1                | 13                  | 115   |
| t <sub>PHZ</sub>   | OE      | Y        | C <sub>L</sub> = 50 pF |     | 9.5                 | 13.2               | 1        | 15    | 1                | 15                  | ns    |
| t <sub>PLZ</sub>   | ) OE    | l        | C <sub>L</sub> = 30 μr |     | 9.5                 | 13.2               | 1        | 15    | 1                | 15                  | 115   |
| t <sub>sk(o)</sub> |         |          | C <sub>L</sub> = 50 pF |     |                     | 1.5 <sup>(2)</sup> |          | 1.5   |                  |                     | ns    |

(1) (2)



# 5.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Section 6)

| PARAMETE           | FROM    | FROM (OUDDING) |                        | T,         | 4 = 25°C           |                    | -40 to +           | 85 °C | -55 to +         | 125 °C             |                    |    |
|--------------------|---------|----------------|------------------------|------------|--------------------|--------------------|--------------------|-------|------------------|--------------------|--------------------|----|
| R                  | (INPUT) | TO (OUTPUT)    | CAPACITAN<br>CE        | MIN        | TYP                | MAX                | MIN                | MAX   | MIN              | MAX                | UNIT               |    |
| t <sub>PLH</sub>   | Α       | Y              | C <sub>L</sub> = 15 pF |            | 3.8(1)             | 5.5 <sup>(1)</sup> | 1                  | 6.5   | 1 <sup>(1)</sup> | 6.5 <sup>(1)</sup> | no                 |    |
| t <sub>PHL</sub>   |         |                | ,                      | CL = 15 pr |                    | 3.8(1)             | 5.5 <sup>(1)</sup> | 1     | 6.5              | 1 <sup>(1)</sup>   | 6.5 <sup>(1)</sup> | ns |
| t <sub>PZH</sub>   | - OE    | Y              | C <sub>1</sub> = 15 pF |            | 3.6 <sup>(1)</sup> | 5.1 <sup>(1)</sup> | 1                  | 6     | 1 <sup>(1)</sup> | 6 <sup>(1)</sup>   | ns                 |    |
| t <sub>PZL</sub>   |         | 1              | OL = 13 pr             |            | 3.6 <sup>(1)</sup> | 5.1 <sup>(1)</sup> | 1                  | 6     | 1 <sup>(1)</sup> | 6 <sup>(1)</sup>   | 115                |    |
| t <sub>PHZ</sub>   | OE      | Y              | C <sub>L</sub> = 15 pF |            | 4.6(1)             | 6.8 <sup>(1)</sup> | 1                  | 8     | 1 <sup>(1)</sup> | 8(1)               | ns                 |    |
| t <sub>PLZ</sub>   | OE.     | T T            | CL = 15 pr             |            | 4.6(1)             | 6.8 <sup>(1)</sup> | 1                  | 8     | 1 <sup>(1)</sup> | 8(1)               | 115                |    |
| t <sub>PLH</sub>   | Α       | Υ              | C <sub>1</sub> = 50 pF |            | 5.3                | 7.5                | 1                  | 8.5   | 1                | 8.5                | ns                 |    |
| t <sub>PHL</sub>   |         | 1              | CL = 30 pr             |            | 5.3                | 7.5                | 1                  | 8.5   | 1                | 8.5                | 115                |    |
| t <sub>PZH</sub>   | OE      | Y              | C <sub>L</sub> = 50 pF |            | 5.1                | 7.1                | 1                  | 8     | 1                | 8                  | ns                 |    |
| t <sub>PZL</sub>   | OL      | 1              | CL = 30 pr             |            | 5.1                | 7.1                | 1                  | 8     | 1                | 8                  | 115                |    |
| t <sub>PHZ</sub>   | - OE Y  | V .            | C <sub>L</sub> = 50 pF |            | 6.1                | 8.8                | 1                  | 10    | 1                | 10                 | 200                |    |
| t <sub>PLZ</sub>   |         | GL = 50 pF     |                        | 6.1        | 8.8                | 1                  | 10                 | 1     | 10               | ns                 |                    |    |
| t <sub>sk(o)</sub> |         |                | C <sub>L</sub> = 50 pF |            |                    | 1 <sup>(2)</sup>   |                    | 1     |                  |                    | ns                 |    |

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### 5.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

|                    | PARAMETER                                     | MIN  | TYP  | MAX | UNIT |
|--------------------|---|------|------|-----|------|
| V <sub>OL(P)</sub> | Quiet output, maximum dynamic V <sub>OL</sub> |      | 0.2  | 0.8 | V    |
| V <sub>OL(V)</sub> | Quiet output, minimum dynamic V <sub>OL</sub> | -0.9 | -0.2 |     | V    |
| V <sub>OH(V)</sub> | Quiet output, minimum dynamic V <sub>OH</sub> | 4.4  | 4.7  |     | V    |
| V <sub>IH(D)</sub> | High-level dynamic input voltage              | 3.5  |      |     | V    |
| V <sub>IL(D)</sub> | Low-level dynamic input voltage               |      |      | 1.5 | V    |

<sup>(1)</sup> Characteristics are for surface-mount packages only.

# **5.9 Operating Characteristics**

 $V_{CC} = 5$  V,  $T_A = 25$ °C


| PARAMETER                                     | TEST CONDITIONS    | TYP | UNIT |
|---|--------------------|-----|------|
| C <sub>pd</sub> Power dissipation capacitance | No load, f = 1 MHz | 14  | pF   |

<sup>(2)</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



### **5.10 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)




Supply

Supply



# **5.10 Typical Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)






# **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_0 = 50\Omega$ ,  $t_1 < 2.5$  ns.


The outputs are measured individually with one input transition per measurement.

| TEST                                | S1     | S2     | R <sub>L</sub> | CL         | ΔV    | V <sub>CC</sub> |
|-------------------------------------|--------|--------|----------------|------------|-------|-----------------|
| t <sub>PLH</sub> , t <sub>PHL</sub> | OPEN   | OPEN   | _              | 15pF, 50pF | _     | ALL             |
| t <sub>PLZ</sub> , t <sub>PZL</sub> | CLOSED | OPEN   | 1 kΩ           | 15pF, 50pF | 0.15V | ≤ 2.5V          |
| t <sub>PHZ</sub> , t <sub>PZH</sub> | OPEN   | CLOSED | 1 kΩ           | 15pF, 50pF | 0.15V | ≤ 2.5V          |
| t <sub>PLZ</sub> , t <sub>PZL</sub> | CLOSED | OPEN   | 1 kΩ           | 15pF, 50pF | 0.3V  | > 2.5V          |
| t <sub>PHZ</sub> , t <sub>PZH</sub> | OPEN   | CLOSED | 1 kΩ           | 15pF, 50pF | 0.3V  | > 2.5V          |




(1) C<sub>1</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

Figure 6-2. Voltage Waveforms Propagation Delays




- **Transition Times**
- (3) The greater between t<sub>PZL</sub> and t<sub>PZH</sub> is the same as t<sub>en</sub>. (4) The greater between t<sub>PLZ</sub> and t<sub>PHZ</sub> is the same as t<sub>dis</sub>.

Figure 6-3. Voltage Waveforms Propagation Delays



Noise values measured with all other outputs simultaneously switching.

Figure 6-5. Voltage Waveforms, Noise







Figure 6-4. Voltage Waveforms, Input and Output

### 7 Detailed Description

#### 7.1 Overview

This device contains four independent buffers with 3-state outputs. Each gate performs the Boolean function Y = A in positive logic.

### 7.2 Functional Block Diagram



One of four channels

### 7.3 Feature Description

#### 7.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10-k $\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

#### 7.3.2 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law  $(R = V \div I)$ .

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a  $10\text{-k}\Omega$  resistor, however, is recommended and will typically meet all requirements.

#### 7.3.3 Clamp Diode Structure

As Figure 7-1 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

| INP | UTS | OUTPUT |
|-----|-----|--------|
| OE  | Α   | Y      |
| L   | Х   | Z      |
| Н   | L   | L      |
| Н   | Н   | Н      |

Submit Document Feedback



### **8 Device and Documentation Support**

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Implications of Slow or Floating CMOS Inputs

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision M (August 2023) to Revision N (February 2024)

Page

# Changes from Revision L (July 2003) to Revision M (August 2023)

Page

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

7-Oct-2025

# **PACKAGING INFORMATION**

| Orderable part number | Status (1) | Material type | Package   Pins   | Package qty   Carrier | <b>RoHS</b> (3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6)                         |
|-----------------------|------------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|--|
| 5962-9686201Q2A       | Active     | Production    | LCCC (FK)   20   | 55   TUBE             | No              | SNPB                          | N/A for Pkg Type           | -55 to 125   | 5962-<br>9686201Q2A<br>SNJ54AHC<br>126FK |
| 5962-9686201QDA       | Active     | Production    | CFP (W)   14     | 25   TUBE             | No              | SNPB                          | N/A for Pkg Type           | -55 to 125   | 5962-9686201QD<br>A<br>SNJ54AHC126W      |
| SN74AHC126BQAR        | Active     | Production    | WQFN (BQA)   14  | 3000   LARGE T&R      | Yes             | SELECTIVE<br>AG (TOP SIDE)    | Level-1-260C-UNLIM         | -40 to 125   | AHC126                                   |
| SN74AHC126BQAR.A      | Active     | Production    | WQFN (BQA)   14  | 3000   LARGE T&R      | Yes             | SELECTIVE<br>AG (TOP SIDE)    | Level-1-260C-UNLIM         | -40 to 125   | AHC126                                   |
| SN74AHC126D           | Obsolete   | Production    | SOIC (D)   14    | -                     | -               | Call TI                       | Call TI                    | -40 to 85    | AHC126                                   |
| SN74AHC126DBR         | Active     | Production    | SSOP (DB)   14   | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126DBR.A       | Active     | Production    | SSOP (DB)   14   | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126DGVR        | Active     | Production    | TVSOP (DGV)   14 | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126DGVR.A      | Active     | Production    | TVSOP (DGV)   14 | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126DR          | Active     | Production    | SOIC (D)   14    | 2500   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | AHC126                                   |
| SN74AHC126DR.A        | Active     | Production    | SOIC (D)   14    | 2500   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | AHC126                                   |
| SN74AHC126N           | Active     | Production    | PDIP (N)   14    | 25   TUBE             | Yes             | NIPDAU                        | N/A for Pkg Type           | -40 to 85    | SN74AHC126N                              |
| SN74AHC126N.A         | Active     | Production    | PDIP (N)   14    | 25   TUBE             | Yes             | NIPDAU                        | N/A for Pkg Type           | -40 to 85    | SN74AHC126N                              |
| SN74AHC126NSR         | Active     | Production    | SOP (NS)   14    | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | AHC126                                   |
| SN74AHC126NSR.A       | Active     | Production    | SOP (NS)   14    | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | AHC126                                   |
| SN74AHC126PW          | Obsolete   | Production    | TSSOP (PW)   14  | -                     | -               | Call TI                       | Call TI                    | -40 to 85    | HA126                                    |
| SN74AHC126PWR         | Active     | Production    | TSSOP (PW)   14  | 2000   LARGE T&R      | Yes             | NIPDAU   SN                   | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126PWR.A       | Active     | Production    | TSSOP (PW)   14  | 2000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126PWRG4       | Active     | Production    | TSSOP (PW)   14  | 2000   null           | No              | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126PWRG4       | Active     | Production    | TSSOP (PW)   14  | 2000   null           | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126PWRG4.A     | Active     | Production    | TSSOP (PW)   14  | 2000   null           | No              | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |
| SN74AHC126PWRG4.A     | Active     | Production    | TSSOP (PW)   14  | 2000   null           | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -40 to 85    | HA126                                    |





www.ti.com 7-Oct-2025

| Orderable part number | Status (1) | Material type | Package   Pins | Package qty   Carrier | <b>RoHS</b> (3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6)                         |
|-----------------------|------------|---------------|----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|--|
| SNJ54AHC126FK         | Active     | Production    | LCCC (FK)   20 | 55   TUBE             | No              | SNPB                          | N/A for Pkg Type           | -55 to 125   | 5962-<br>9686201Q2A<br>SNJ54AHC<br>126FK |
| SNJ54AHC126FK.A       | Active     | Production    | LCCC (FK)   20 | 55   TUBE             | No              | SNPB                          | N/A for Pkg Type           | -55 to 125   | 5962-<br>9686201Q2A<br>SNJ54AHC<br>126FK |
| SNJ54AHC126W          | Active     | Production    | CFP (W)   14   | 25   TUBE             | No              | SNPB                          | N/A for Pkg Type           | -55 to 125   | 5962-9686201QD<br>A<br>SNJ54AHC126W      |
| SNJ54AHC126W.A        | Active     | Production    | CFP (W)   14   | 25   TUBE             | No              | SNPB                          | N/A for Pkg Type           | -55 to 125   | 5962-9686201QD<br>A<br>SNJ54AHC126W      |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC126, SN74AHC126:

Catalog : SN74AHC126

Automotive: SN74AHC126-Q1, SN74AHC126-Q1

Military: SN54AHC126

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Nov-2025

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device         | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHC126BQAR | WQFN            | BQA                | 14 | 3000 | 180.0                    | 12.4                     | 2.8        | 3.3        | 1.1        | 4.0        | 12.0      | Q1               |
| SN74AHC126DBR  | SSOP            | DB                 | 14 | 2000 | 330.0                    | 16.4                     | 8.35       | 6.6        | 2.4        | 12.0       | 16.0      | Q1               |
| SN74AHC126DGVR | TVSOP           | DGV                | 14 | 2000 | 330.0                    | 12.4                     | 6.8        | 4.0        | 1.6        | 8.0        | 12.0      | Q1               |
| SN74AHC126NSR  | SOP             | NS                 | 14 | 2000 | 330.0                    | 16.4                     | 8.1        | 10.4       | 2.5        | 12.0       | 16.0      | Q1               |
| SN74AHC126PWR  | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |



www.ti.com 6-Nov-2025




#### \*All dimensions are nominal

| 7 till dillitoriolorio di o monimidi |              |                 |      |      |             |            |             |
|--------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device                               | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
| SN74AHC126BQAR                       | WQFN         | BQA             | 14   | 3000 | 210.0       | 185.0      | 35.0        |
| SN74AHC126DBR                        | SSOP         | DB              | 14   | 2000 | 353.0       | 353.0      | 32.0        |
| SN74AHC126DGVR                       | TVSOP        | DGV             | 14   | 2000 | 353.0       | 353.0      | 32.0        |
| SN74AHC126NSR                        | SOP          | NS              | 14   | 2000 | 353.0       | 353.0      | 32.0        |
| SN74AHC126PWR                        | TSSOP        | PW              | 14   | 2000 | 353.0       | 353.0      | 32.0        |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Nov-2025

### **TUBE**



\*All dimensions are nominal

| Device          | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9686201Q2A | FK           | LCCC         | 20   | 55  | 506.98 | 12.06  | 2030   | NA     |
| 5962-9686201QDA | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |
| SN74AHC126N     | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74AHC126N     | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74AHC126N.A   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74AHC126N.A   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SNJ54AHC126FK   | FK           | LCCC         | 20   | 55  | 506.98 | 12.06  | 2030   | NA     |
| SNJ54AHC126FK.A | FK           | LCCC         | 20   | 55  | 506.98 | 12.06  | 2030   | NA     |
| SNJ54AHC126W    | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |
| SNJ54AHC126W.A  | W            | CFP          | 14   | 25  | 506.98 | 26.16  | 6220   | NA     |



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



# DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




**INSTRUMENTS** www.ti.com

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025