



FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION


This 16-bit buffer/driver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVC16244A is designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG OR DL PACKAGE (TOP VIEW)



ORDERING INFORMATION

| T _A | PACKAGE ⁽¹ |) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------------------|---------------|-----------------------|------------------|
| | FBGA – GRD | Tana and root | SN74ALVC16244AGRDR | VC244A |
| | FBGA – ZRD (Pb-free) | Tape and reel | SN74ALVC16244AZRDR | VC244A |
| | SSOP – DL | Tube | SN74ALVC16244ADL | ALVC16244A |
| –40°C to 85°C | 220b - DF | Tape and reel | SN74ALVC16244ADLR | ALVC 16244A |
| -40°C 10 85°C | TSSOP – DGG | Tana and real | SN74ALVC16244ADGGR | ALVC16244A |
| | 1550P – DGG | Tape and reel | SN74ALVC16244ADGGRE4 | ALVC 16244A |
| | VFBGA – GQL | Tana and real | SN74ALVC16244AGQLR | VC244A |
| | VFBGA – ZQL (Pb-free) | Tape and reel | SN74ALVC16244AZQLR | VC244A |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



GQL OR ZQL PACKAGE (TOP VIEW)


1 2 3 4 5 6 000000 000000В 000000 С 000000 D OOOOΕ F ()()()()000000 G 000000 Н 000000 J 000000 K

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

| | 1 | 2 | 3 4 | | 5 | 6 |
|---|-----------------|-----|-----------------|-----------------|-----|-----------------|
| Α | 1 OE | NC | NC | NC | NC | 2 OE |
| В | 1Y2 | 1Y1 | GND | GND | 1A1 | 1A2 |
| С | 1Y4 | 1Y3 | V _{CC} | V _{CC} | 1A3 | 1A4 |
| D | 2Y2 | 2Y1 | GND | GND | 2A1 | 2A2 |
| E | 2Y4 | 2Y3 | | | 2A3 | 2A4 |
| F | 3Y1 | 3Y2 | | | 3A2 | 3A1 |
| G | 3Y3 | 3Y4 | GND | GND | 3A4 | 3A3 |
| Н | 4Y1 | 4Y2 | V _{CC} | V _{CC} | 4A2 | 4A1 |
| J | 4Y3 | 4Y4 | GND | GND | 4A4 | 4A3 |
| K | 4 OE | NC | NC | NC | NC | 3 OE |

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|-----|-----------------|-----------------|-----|-----|
| Α | 1Y1 | NC | 1 OE | 2 OE | NC | 1A1 |
| В | 1Y3 | 1Y2 | NC | NC | 1A2 | 1A3 |
| С | 2Y1 | 1Y4 | V_{CC} | V _{CC} | 1A4 | 2A1 |
| D | 2Y3 | 2Y2 | GND | GND | 2A2 | 2A3 |
| E | 3Y1 | 2Y4 | GND | GND | 2A4 | 3A1 |
| F | 3Y3 | 3Y2 | GND | GND | 3A2 | 3A3 |
| G | 4Y1 | 3Y4 | V_{CC} | V _{CC} | 3A4 | 4A1 |
| Н | 4Y3 | 4Y2 | NC | NC | 4A2 | 4A3 |
| J | 4Y4 | NC | 4 OE | 3 OE | NC | 4A4 |

(1) NC - No internal connection

FUNCTION TABLE (EACH 4-BIT BUFFER)

| INP | UTS | OUTPUT |
|-----|-----|--------|
| ŌĒ | Α | Y |
| L | Н | Н |
| L | L | L |
| Н | Χ | Z |

23 4Y4



LOGIC DIAGRAM (POSITIVE LOGIC) 3<u>OE</u> 13 3Y1 3A1 3 1Y2 3A2 1A2 - 3Y2 16 3Y3 3A3 3 1A3 -17 3Y4 1A4 3A4 40E 2OE 19 4Y1 8 2Y1 30 9 20 4Y2 2A2 2Y2 22 4Y3 11 2Y3 2A3

26

Pin numbers shown are for the DGG and DL packages.

12

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|--------------------------------------------------------|------------------------------------------------------------|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 4.6 | V |
| VI | Input voltage range ⁽²⁾ | voltage range ⁽²⁾ Control Inputs ⁽³⁾ | | V _{CC} + 0.5 | V |
| | | Data Inputs | -0.5 | 4.6 | |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±50 | mA |
| | Continuous current through each V _{CC} or GNE |) | | ±100 | mA |
| | | DGG package | | 70 | |
| | Decks as the real impedance (4) | DL package | | 63 42 36 | |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ | GQL/ZQL package | | | |
| | | GRD/ZRD package | | | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 4.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.



Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT | |
|-----------------|------------------------------------|----------------------------------------------|------------------------|----------------------|------|--|
| V_{CC} | Supply voltage | | 1.65 | 3.6 | V | |
| | | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | | |
| V_{IH} | High-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | | V | |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | | |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | $0.35 \times V_{CC}$ | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | V | |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | | |
| V _I | Input voltage | Control Inputs | 0 | V_{CC} | V | |
| ٧١ | input voitage | Data Inputs | 0 | 3.6 | V | |
| Vo | Output voltage | | 0 | V_{CC} | V | |
| | | $V_{CC} = 1.65 \text{ V}$ | | -4 | | |
| | High-level output current | $V_{CC} = 2.3 \text{ V}$ | | -12 | mA | |
| I _{OH} | riigii-ievei output current | $V_{CC} = 2.7 \text{ V}$ | | -12 | | |
| | | $V_{CC} = 3 V$ | | -24 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | Low level output ourrent | V _{CC} = 2.3 V | | 12 | mΛ | |
| I _{OL} | Low-level output current | V _{CC} = 2.7 V | 12 | | mA | |
| | | V _{CC} = 3 V | | 24 | | |
| Δt/Δν | Input transition rise or fall rate | | | 10 | ns/V | |
| T _A | Operating free-air temperature | | -40 | 85 | °C | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMET | TER | TEST COM | NDITIONS | V _{CC} | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|-------------------------|--------------------------|---------------------------------------|----------------------------------------|-----------------|-----------------------|--------------------|------|------|--|
| | | $I_{OH} = -100 \mu A$ | | 1.65 V to 3.6 V | V _{CC} - 0.2 | | | | |
| | | $I_{OH} = -4 \text{ mA}$ | | 1.65 V | 1.2 | | | | |
| | | $I_{OH} = -6 \text{ mA}$ | | 2.3 V | 2 | | | | |
| V _{OH} | V_{OH} | | | 2.3 V | 1.7 | | | V | |
| | | $I_{OH} = -12 \text{ mA}$ | $I_{OH} = -12 \text{ mA}$ | | | | | | |
| | | | 3 V | 2.4 | | | | | |
| | I _{OH} = -24 mA | 3 V | 2 | | | | | | |
| | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | | | | |
| | | I _{OL} = 4 mA | 1.65 V | | | 0.45 | | | |
| ., | | I _{OL} = 6 mA | 2.3 V | | | 0.4 | | | |
| V _{OL} | | 1 40 4 | 2.3 V | | | 0.7 | V | | |
| | | I _{OL} = 12 mA | 2.7 V | | | 0.4 | | | |
| | | I _{OL} = 24 mA | | 3 V | | | 0.55 | | |
| I _I | | $V_I = V_{CC}$ or GND | | 3.6 V | | | ±5 | μΑ | |
| I _{OZ} | | $V_O = V_{CC}$ or GND | | 3.6 V | | | ±10 | μΑ | |
| I _{CC} | | $V_I = V_{CC}$ or GND, | I _O = 0 | 3.6 V | | | 40 | μΑ | |
| ΔI _{CC} | | One input at V _{CC} – 0.6 V, | Other inputs at V _{CC} or GND | 3 V to 3.6 V | | | 750 | μΑ | |
| Control | inputs | V V or CND | | 2.2.1/ | | 3 | | ~F | |
| C _i Data inp | outs | $V_I = V_{CC}$ or GND | 3.3 V | | 6 | | pF | | |

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SN74ALVC16244A



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

| F | PARAMETER TEST CONDITIONS | | V _{cc} | MIN TYP(1) MAX | UNIT |
|----|---------------------------|-----------------------|-----------------|----------------|------|
| Co | Outputs | $V_O = V_{CC}$ or GND | 3.3 V | 7 | pF |

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO (OUTPUT) | V _{CC} = 1.8 V | V _{CC} = ± 0. | 2.5 V 2 V | V _{CC} = | 2.7 V | V _{CC} = ± 0. | 3.3 V 3 V | UNIT |
|------------------|---------|------------------|-------------------------|------------------------|--------------|-------------------|-------|------------------------|--------------|------|
| | (INPUT) | (INPUT) (OUTPUT) | TYP | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | А | Y | (1) | 1 | 3.7 | | 3.6 | 1 | 3 | ns |
| t _{en} | ŌĒ | Y | (1) | 1 | 5.7 | | 5.4 | 1 | 4.4 | ns |
| t _{dis} | ŌĒ | Υ | (1) | 1 | 5.2 | | 4.6 | 1 | 4.1 | ns |

⁽¹⁾ This information was not available at the time of publication.

Operating Characteristics


 $T_A = 25^{\circ}C$

| | PARAMETE | R | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | UNIT |
|----------|-------------------|------------------|-------------------------------------------|--------------------------------|--------------------------------|--------------------------------|------|
| 0 | Power dissipation | Outputs enabled | C F0 pF f 40 MHz | (1) | 16 | 19 | pF |
| C_{pd} | capacitance | Outputs disabled | $C_L = 50 \text{ pF, f} = 10 \text{ MHz}$ | (1) | 4 | 5 | þF |

⁽¹⁾ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
|------------------------------------|-------------------|
| t _{pd} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

LOAD CIRCUIT

| v | INPUT | | V | v | • | _ | V |
|-------------------|-----------------|--------------------------------|--------------------|-------------------|-------|----------------|--------------|
| V _{CC} | VI | t _r /t _f | V _M | V _{LOAD} | CL | R _L | V_{Δ} |
| 1.8 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2×V _{CC} | 30 pF | 1 k Ω | 0.15 V |
| 2.5 V \pm 0.2 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2×V _{CC} | 30 pF | 500 Ω | 0.15 V |
| 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| 3.3 V \pm 0.3 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|------------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | T0000 (D00) 1 (0 | | ., | (4) | (5) | 40 : 0= | |
| 74ALVC16244ADGGRG4 | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |
| 74ALVC16244ADGGRG4.B | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |
| SN74ALVC16244ADGGR | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |
| SN74ALVC16244ADGGR.B | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |
| SN74ALVC16244ADL | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |
| SN74ALVC16244ADL.B | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |
| SN74ALVC16244ADLR | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |
| SN74ALVC16244ADLR.B | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVC16244A |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| 74ALVC16244ADGGRG4 | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ALVC16244ADGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ALVC16244ADLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |

www.ti.com 24-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|--------------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| 74ALVC16244ADGGRG4 | TSSOP | DGG | 48 | 2000 | 356.0 | 356.0 | 45.0 | |
| SN74ALVC16244ADGGR | TSSOP | DGG | 48 | 2000 | 356.0 | 356.0 | 45.0 | |
| SN74ALVC16244ADLR | SSOP | DL | 48 | 1000 | 356.0 | 356.0 | 53.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

| Device | Device Package Name | | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------------|---------------------|------|------|-----|--------|--------|--------|--------|
| SN74ALVC16244ADL | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |
| SN74ALVC16244ADL.B | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025