

## FEATURES

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of 55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-V to 5.5-V V<sub>cc</sub> Operation
- Max t<sub>pd</sub> of 13 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

## **DESCRIPTION/ORDERING INFORMATION**

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

### **ORDERING INFORMATION**


T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	TSSOP – PW	Reel of 2000	SN74LV74AMPWREP	LV74AEP

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)




		1 0110110		· <b></b>	
	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	H <sup>(1)</sup>	H <sup>(1)</sup>
Н	Н	$\uparrow$	Н	Н	L
Н	н	$\uparrow$	L	L	н
Н	Н	L	Х	<b>Q</b> <sub>0</sub>	

### FUNCTION TABLE

(1) This configuration is nonstable; that is, it does not persist when  $\overrightarrow{\text{PRE}}$  or  $\overrightarrow{\text{CLR}}$  returns to its inactive (high) level.

### LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)



SCLS696-JANUARY 2006

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the	e high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Dutput voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>			113	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. This value is limited to 5.5 V maximum. (2)

(3)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74LV74A-EP DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS696-JANUARY 2006



# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
v		$V_{CC}$ = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		v
		$V_{CC}$ = 4.5 V to 5.5 V	$V_{CC}  imes 0.7$		
		$V_{CC} = 2 V$		0.5	
V		$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC}  imes 0.3$	v
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC}  imes 0.3$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		$V_{CC} = 2 V$		-50	μA
	Lich lovel output ourrest	$V_{CC}$ = 2.3 V to 2.7 V		-2	
I <sub>OH</sub>	Algh-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-6	mA
	1 0	$V_{CC}$ = 4.5 V to 5.5 V		-12	
		$V_{CC} = 2 V$		50	μA
		$V_{CC}$ = 2.3 V to 2.7 V		2	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		12	
		$V_{CC}$ = 2.3 V to 2.7 V		200	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V$ to 3.6 V		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20	
T <sub>A</sub>	Operating free-air temperature	·	-55	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
V <sub>OH</sub>	$I_{OH} = -6 \text{ mA}$	3 V	2.48			v
	I <sub>OH</sub> = -12 mA	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1	
N/	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V			0.44	v
	I <sub>OL</sub> = 12 mA	4.5 V			0.55	
l <sub>l</sub>	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V			±1	μΑ
Icc	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20	μΑ
I <sub>off</sub>	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0			5	μA
0		3.3 V		2		- 5
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		2		pF



### **Timing Requirements**

over recommended operating free-air temperature range, V<sub>CC</sub> = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

	DAG		T <sub>A</sub> = 2	25°C	MIN	MAY	
	PAR	RAMETER	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	PRE or CLR low	8		9		
τ <sub>w</sub>	w Pulse duration	CLK	8		9		ns
	Setur time before CLK <sup>↑</sup>	Data	8		9		
$t_{su}$ Setup time before CLK <sup>↑</sup>	PRE or CLR inactive	7		7		ns	
t <sub>h</sub>	Hold time, data after CLK <sup>↑</sup>		0.5		0.5		ns

### **Timing Requirements**

over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER		T <sub>A</sub> = 25°C		MIN	МАХ	UNIT	
	FARAMETER		MIN	MAX	IVIIIN	WAA	UNIT	
t., Pulse duration		PRE or CLR low	6		7		2	
۱ <sub>W</sub>	Fuise duration	CLK	6		7		ns	
	Setup time before CLK↑	Data	6		7		ns	
ι <sub>su</sub>	Setup time before CLK	PRE or CLR inactive	5		5			
t <sub>h</sub>	Hold time, data after CLK↑		1.45		2.15		ns	

### **Timing Requirements**

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

	PARAMETER		T <sub>A</sub> = 25°C		MIN	МАХ	UNIT	
	FARAMETER		MIN	MAX	IVIIIN	IVIAA	UNIT	
	t., Pulse duration	PRE or CLR low	5		5		20	
w		CLK	5		5		ns	
+	Setup time before CLK <sup>↑</sup>	Data	5		5			
ı <sub>su</sub> Selu	Setup time before CERT	PRE or CLR inactive	3		3		ns	
t <sub>h</sub>	Hold time, data after $CLK^\uparrow$		1.45		2.15		ns	

## **Switching Characteristics**

over recommended operating free-air temperature range, V<sub>CC</sub> = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Τ,	∖ = 25°C		MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	WIIN	WAA	
f <sub>max</sub>			C <sub>L</sub> = 50 pF	30	70		25		MHz
	PRE or CLR	Q or $\overline{Q}$	C = 50  pc		13	17.4	1	20	20
<sup>L</sup> pd	CLK		C <sub>L</sub> = 50 pF		14.2	20	1	23	ns

## SN74LV74A-EP DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS696-JANUARY 2006

# Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TO LOAD (OUTPUT) CAPACITANCE	T <sub>A</sub> = 25°C			MIN MAX	MAY	UNIT
FARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
f <sub>max</sub>			C <sub>L</sub> = 50 pF	50	90		45		MHz
	PRE or CLR	Q or $\overline{Q}$			9.2	15.8	1	18	~~~
t <sub>pd</sub>	CLK		C <sub>L</sub> = 50 pF		10.2	15.4	1	18	ns

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	<sub>A</sub> = 25°C		MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	WIIN	WAA	UNIT
f <sub>max</sub>			C <sub>L</sub> = 50 pF	90	140		75		MHz
	PRE or CLR	Q or $\overline{Q}$	C = 50  pc		6.6	9.7	1	12	20
чрd	CLK	QUIQ	C <sub>L</sub> = 50 pF		7.2	9.9	1	13	ns

## Noise Characteristics<sup>(1)</sup>

 $V_{CC} = 3.3 \text{ V}, \text{ C}_{L} = 50 \text{ pF}, \text{ T}_{A} = 25^{\circ}\text{C}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.1	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		0	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.2		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.

## **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CO	NDITIONS	V <sub>cc</sub>	TYP	UNIT
C	Power dissinction consolitance	$C_1 = 50  pF_2$	f = 10 MHz	3.3 V	21	pF
C <sub>pd</sub>	Power dissipation capacitance	$C_{L} = 50 \text{ pr},$		5 V	23	рг



SCLS696-JANUARY 2006

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

### Figure 1. Load Circuits and Voltage Waveforms



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV74AMPWREP	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV74AEP	Samples
V62/06605-01XE	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV74AEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN74LV74A-EP :

• Catalog: SN74LV74A

• Automotive: SN74LV74A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas

www.ti.com

Pin1 Quadrant

Q1

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SN74LV74AMPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV74AMPWREP	TSSOP	PW	14	2000	356.0	356.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated