www.ti.com

SCES547D - FEBRUARY 2004-REVISED DECEMBER 2013

Dual 2-Input NAND Gate With Schmitt-Trigger Inputs

Check for Samples: SN74LVC2G132

FEATURES

- Available in Texas Instruments NanoFree™ **Package**
- **Supports 5-V V_{CC} Operation**
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.3 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Support Translation Down (5V to 3.3V and 3.3V to 1.8V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION


This dual 2-input NAND gate with Schmitt-trigger inputs is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC2G132 contains two inverters and performs the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The device functions as two independent inverters, but because of Schmitt action, it has different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.


package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Function Table (Each Gate)

| INP | UTS | OUTPUT |
|-----|-----|--------|
| Α | В | Y |
| L | L | Н |
| L | Н | Н |
| Н | L | Н |
| Н | Н | L |

Logic Diagram (Positive Logic)



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|--|------|----------------|------|
| V_{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| V_{I} | Input voltage range (2) | | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high | gh-impedance or power-off state (2) | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high | foltage range applied to any output in the high or low state (2) (3) | | $V_{CC} + 0.5$ | V |
| I _{IK} | Input clamp current | V _I < 0 | | – 50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| | | DCT package | | 220 | |
| θ_{JA} | Package thermal impedance (4) | DCU package | | 227 | °C/W |
| | | YZP package | | 102 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in the recommended operating conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated



www.ti.com

Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT |
|-----------------|--------------------------------|--------------------------|------|----------|------|
| \ / | Committee | Operating | 1.65 | 5.5 | V |
| V_{CC} | Supply voltage | Data retention only | 1.5 | | V |
| VI | Input voltage | | 0 | 5.5 | V |
| Vo | Output voltage | | 0 | V_{CC} | V |
| | | V _{CC} = 1.65 V | | -4 | |
| I _{OH} | | V _{CC} = 2.3 V | | -8 | |
| | High-level output current | V 0 V | | -16 | mA |
| | | V _{CC} = 3 V | | -24 | |
| | | V _{CC} = 4.5 V | | -32 | |
| | | V _{CC} = 1.65 V | | 4 | |
| | | V _{CC} = 2.3 V | | 8 | |
| I_{OL} | Low-level output current | V 2V | | 16 | mA |
| | | V _{CC} = 3 V | | 24 | |
| | | V _{CC} = 4.5 V | | 32 | |
| T _A | Operating free-air temperature | | -40 | 125 | °C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| BARAMETER | TEGT COMPITIONS | ., | -40° | C to 85°C | -40°C | to 125°C | UNI | |
|------------------------------|---|-----------------|-----------------------|------------------------|-----------------------|-----------------------|--------|--|
| PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ MAX | MIN | TYP ⁽¹⁾ MA | Х | |
| | | 1.65 V | 0.79 | 1.16 | 0.79 | 1.1 | 6 | |
| V _{T+} | | 2.3 V | 1.11 | 1.56 | 1.11 | 1.5 | 6 | |
| Positive-going | | 3 V | 1.5 | 1.87 | 1.5 | 1.8 | 7 V | |
| input threshold voltage | | 4.5 V | 2.16 | 2.74 | 2.16 | 2.7 | 4 | |
| | | 5.5 V | 2.61 | 3.33 | 2.61 | 3.3 | 3 | |
| | | 1.65 V | 0.39 | 0.62 | 0.39 | 0.6 | 2 | |
| V _T _ | | 2.3 V | 0.58 | 0.87 | 0.58 | 0.0 | 7 | |
| Negative-going | | 3 V | 0.84 | 1.14 | 0.84 | 1.1 | 4 V | |
| input threshold voltage | | 4.5 V | 1.41 | 1.79 | 1.41 | 1.7 | 9 | |
| | | 5.5 V | 1.87 | 2.29 | 1.87 | 2.2 | 9 | |
| | | 1.65 V | 0.37 | 0.62 | 0.37 | 0.6 | 2 | |
| ΔV_{T} | | 2.3 V | 0.48 | 0.77 | 0.48 | 0.7 | 7 | |
| Hysteresis | | 3 V | 0.56 | 0.87 | 0.56 | 0.0 | 7 V | |
| $(V_{T+} - V_{T-})$ | | 4.5 V | 0.71 | 1.04 | 0.71 | 1.0 | 4 | |
| | | 5.5 V | 0.71 | 1.11 | 0.71 | 1.1 | 1.11 | |
| | I _{OH} = -100 μA | 1.65 V to 5.5 V | V _{CC} - 0.1 | | V _{CC} - 0.1 | | | |
| | I _{OH} = -4 mA | 1.65 V | 1.2 | | 1.2 | | | |
| V | $I_{OH} = -8 \text{ mA}$ | 2.3 V | 1.9 | | 1.9 | | V | |
| V _{OH} | I _{OH} = -16 mA | 2.1/ | 2.4 | | 2.4 | | V | |
| | I _{OH} = -24 mA | 3 V | 2.3 | | 2.3 | | | |
| | I _{OH} = -32 mA | 4.5 V | 3.8 | | 3.8 | | | |
| | $I_{OL} = 100 \mu A$ | 1.65 V to 5.5 V | | 0.1 | | 0 | 1 | |
| | I _{OL} = 4 mA | 1.65 V | | 0.45 | | 0.4 | 5 | |
| V | I _{OL} = 8 mA | 2.3 V | | 0.3 | | 0 | 3 V | |
| V _{OL} | I _{OL} = 16 mA | 3 V | | 0.4 | | 0 | 4 | |
| | I _{OL} = 24 mA | 3 V | | 0.55 | | 0.6 | 5 | |
| | I _{OL} = 32 mA | 4.5 V | | 0.55 | | 0.6 | 5 | |
| I _I A or B inputs | V _I = 5.5 V or GND | 1.65 V to 5.5 V | | ±1 | | = | :1 µA | |
| I _{off} | V _I or V _O = 5.5 V | 0 | | ±10 | | ± | 0 μΑ | |
| I _{cc} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 1.65 V to 5.5 V | | 10 | | | 0 μΑ | |
| Δl _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 3 V to 5.5 V | | 500 | | 50 | 0 μΑ | |
| Cı | V _I = V _{CC} or GND | 3.3 V | | 3.5 | | | pF | |

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 1)

| | | | | | | | C2G132 o 85°C | | | | |
|-----------------|-----------------|----------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A or B | Υ | 4 | 16 | 2.5 | 7 | 2 | 5.3 | 1.5 | 4.4 | ns |

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)

| | | FROM TO (OUTPUT) | SN74LVC2G132 −40°C to 85°C | | | | | | | ļ | |
|-----------------|--------|------------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| PARAMETER | _ | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A or B | Υ | 4 | 16 | 3 | 7.5 | 2 | 6 | 2 | 5 | ns |

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)

| | | | | | | | C2G132 o 125°C | | | | | | |
|-----------------|-----------------|----------------|-----|-----|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|--|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | | |
| t _{pd} | A or B | Y | 4 | 17 | 3 | 8.5 | 2 | 7 | 2 | 6 | ns | | |

Operating Characteristics


 $T_A = 25$ °C

| | PARAMETER | AMETER TEST | | $V_{CC} = 2.5 \text{ V}$ | V _{CC} = 3.3 V | V _{CC} = 5 V | UNIT |
|----------|-------------------------------|-------------|-----|--------------------------|-------------------------|-----------------------|------|
| | FARAMETER | CONDITIONS | TYP | TYP | TYP | TYP | UNII |
| C_{pd} | Power dissipation capacitance | f = 10 MHz | 17 | 18 | 18 | 20 | pF |

Copyright © 2004-2013, Texas Instruments Incorporated




Parameter Measurement Information



| TEST | S1 |
|---|--------------------------|
| t _{PLH} /t _{PHL} | Open |
| $t_{_{\mathrm{PLZ}}}/t_{_{\mathrm{PZL}}}$ | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| ., | INPUTS | | ., | ., | | _ | ., |
|-----------------------------------|-----------------|--------------------------------|--------------------|--------------------------|----------------|----------------|----------------------------------|
| V _{cc} | V, | t _r /t _f | V _M | V _{LOAD} | C _∟ | R _∟ | $V_{\scriptscriptstyle{\Delta}}$ |
| 1.8 V ± 0.15 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 M Ω | 0.15 V |
| 2.5 V ± 0.2 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 M Ω | 0.15 V |
| $3.3 \text{ V} \pm 0.3 \text{ V}$ | 3 V | ≤2.5 ns | 1.5 V | 6 V | 15 pF | 1 M Ω | 0.3 V |
| 5 V + 0.5 V | Vcc | <2.5 ns | V/2 | 2 × V | 15 pF | 1 Μ Ω | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $\dot{t}_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. $t_{\mbox{\tiny PLH}}$ and $t_{\mbox{\tiny PHL}}$ are the same as $t_{\mbox{\tiny pd}}.$
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated




Parameter Measurement Information



| TEST | S1 |
|------------------------------------|--------------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| ı | LO | Δ | ח | CI | R | CI | Ш | ıΤ |
|---|----|---|---|----|---|----|---|----|
| | | | | | | | | |

| V | INI | PUTS | V | V | | _ | \ \ \ | |
|-----------------|-----------------|---------|--------------------|---------------------|----------------|----------------|-----------------------|--|
| V _{cc} | V, | t,/t, | V _M | V _{LOAD} | C _L | R _⊾ | V _Δ | |
| 1.8 V ± 0.15 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 30 pF | 1 k Ω | 0.15 V | |
| 2.5 V ± 0.2 V | V_{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 30 pF | 500 Ω | 0.15 V | |
| 3.3 V ± 0.3 V | 3 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V | |
| 5 V ± 0.5 V | V_{cc} | ≤2.5 ns | V _{cc} /2 | 2 × V _{cc} | 50 pF | 500 Ω | 0.3 V | |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{o} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $\dot{t}_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. $t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



REVISION HISTORY

| CI | ges from Revision C (January 2007) to Revision D | |
|----|--|---|
| • | Updated document to new TI data sheet format. | 1 |
| • | Removed Ordering Information table. | 1 |
| • | Added ESD warning. | 2 |
| • | Updated operating temperature range. | 3 |

www.ti.com

19-Dec-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|---|-------------------------------|----------------------------|---------------|------------------------|
| | | | | | | (4) | (5) | | |
| 74LVC2G132DCTRG4 | Active | Production | SSOP (DCT) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C3B (R, Z) |
| 74LVC2G132DCTRG4.B | Active | Production | SSOP (DCT) 8 | 3000 LARGE T&R | 3000 LARGE T&R Yes NIPDAU Level-1-260C-UNLIM -40 to 125 | | -40 to 125 | C3B (R, Z) | |
| 74LVC2G132DCURG4 | Active | Production | VSSOP (DCU) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C3BR |
| 74LVC2G132DCURG4.B | Active | Production | VSSOP (DCU) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C3BR |
| 74LVC2G132DCUTG4 | Active | Production | VSSOP (DCU) 8 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | - | C3BR |
| 74LVC2G132DCUTG4.B | Active | Production | VSSOP (DCU) 8 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | C3BR |
| SN74LVC2G132DCTR | Active | Production | SSOP (DCT) 8 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (2WM5, C3B) (R, Z) |
| SN74LVC2G132DCTR.B | Active | Production | SSOP (DCT) 8 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | (2WM5, C3B) (R, Z) |
| SN74LVC2G132DCUR | Active | Production | VSSOP (DCU) 8 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (3B, C3BJ, C3BR) CZ |
| SN74LVC2G132DCUR.B | Active | Production | VSSOP (DCU) 8 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | (3B, C3BJ, C3BR) CZ |
| SN74LVC2G132DCUT | Active | Production | VSSOP (DCU) 8 | 250 SMALL T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (C3BJ, C3BR) |
| SN74LVC2G132DCUT.B | Active | Production | VSSOP (DCU) 8 | 250 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | (C3BJ, C3BR) |
| SN74LVC2G132DCUTG4.B | Active | Production | VSSOP (DCU) 8 | 250 SMALL T&R | - | Call TI | Call TI | -40 to 125 | |
| SN74LVC2G132YZPR | Active | Production | DSBGA (YZP) 8 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (D57, D5N) |
| SN74LVC2G132YZPR.B | Active | Production | DSBGA (YZP) 8 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (D57, D5N) |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 19-Dec-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 19-Dec-2025


TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| 74LVC2G132DCTRG4 | SSOP | DCT | 8 | 3000 | 177.8 | 12.4 | 3.45 | 4.4 | 1.45 | 4.0 | 12.0 | Q3 |
| 74LVC2G132DCURG4 | VSSOP | DCU | 8 | 3000 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| 74LVC2G132DCUTG4 | VSSOP | DCU | 8 | 250 | 180.0 | 8.4 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| SN74LVC2G132DCTR | SSOP | DCT | 8 | 3000 | 180.0 | 12.4 | 3.15 | 4.35 | 1.55 | 4.0 | 12.0 | Q3 |
| SN74LVC2G132DCUR | VSSOP | DCU | 8 | 3000 | 178.0 | 9.0 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| SN74LVC2G132DCUT | VSSOP | DCU | 8 | 250 | 178.0 | 9.0 | 2.25 | 3.35 | 1.05 | 4.0 | 8.0 | Q3 |
| SN74LVC2G132YZPR | DSBGA | YZP | 8 | 3000 | 178.0 | 9.2 | 1.02 | 2.02 | 0.63 | 4.0 | 8.0 | Q1 |



www.ti.com 19-Dec-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74LVC2G132DCTRG4 | SSOP | DCT | 8 | 3000 | 183.0 | 183.0 | 20.0 |
| 74LVC2G132DCURG4 | VSSOP | DCU | 8 | 3000 | 202.0 | 201.0 | 28.0 |
| 74LVC2G132DCUTG4 | VSSOP | DCU | 8 | 250 | 202.0 | 201.0 | 28.0 |
| SN74LVC2G132DCTR | SSOP | DCT | 8 | 3000 | 190.0 | 190.0 | 30.0 |
| SN74LVC2G132DCUR | VSSOP | DCU | 8 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC2G132DCUT | VSSOP | DCU | 8 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC2G132YZPR | DSBGA | YZP | 8 | 3000 | 220.0 | 220.0 | 35.0 |



DIE SIZE BALL GRID ARRAY




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025