- Meets or Exceeds the Requirements of ANSI TIA/EIA-232-C
- Wide Range of Supply Voltage V_{CC} = ±4.5 V to ±15 V
- Low Power . . . 117 mW (V_{CC} = ±9 V)
- Receiver Output TTL Compatible
- Response Control Provides:
 - Input Threshold Shifting
 - Input Noise Filtering


V_{CC}- 1 8 V_{CC+} DA 2 7 DY RY 3 6 RTC GND 4 5 RA

P OR PS PACKAGE

description

The SN751701 line driver and receiver is designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by ANSI TIA/EIA-232-E. The driver used is similar to the SN75188. The receiver used is similar to the SN75189A. The device operates over a wide range of supply voltages ($V_{CC} = \pm 4.5 \text{ V}$ to $\pm 15 \text{ V}$) from the included reference regulator.

logic diagram






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC+} (see Note 1)	–0.4 V to 18 V
Supply voltage range, V _{CC} (see Note 1)	0.4 V to –18 V
Input voltage range, V _I : Driver	–5 V to 18 V
Receiver	
Output voltage range, VO: Driver	
Receiver	
Output current, IO (D) Driver	50 mA
Response control current range, IRES	—10 mA to 10 mA
Continuous total power dissipation	See Dissipation Rating Table
Package thermal impedance, θ _{JA} (see Note 2): P pack	age 85°C/W
PS pac	ckage 95°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10	seconds 260°C
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions

			MIN	MAX	UNIT
VCC+	Supply voltage		4.5	15	V
VCC-	Supply voltage		-4.5	-15	V
VI _(D)	Input voltage, driver			15	V
V _{I(R)}	Input voltage, receiver		-25	25	V
IRESP	Response control current		-5.5	5.5	mA
IO(R)	Output current, receiver			24	mA
т.	Operating free-air temperature	P package	-20	85	°C
TA	Operating nee-all temperature	PS package	-20	70	C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

total device

	PARAMETER	TE	ST CONDITIONS	MIN	TYP [†]	MAX	UNIT
	-	V _{CC} = ±5 V	V _{I(D)} = 2 V,		6.3	8.1	
ICCH+	High-level supply current	$V_{CC} = \pm 9 V$	$V_{I(R)} = V_{T+(max)}$		9.1	11.9	mA
		V _{CC} = ±12 V	Oùtput open`		10.4	14	
		V _{CC} = ±5 V	$V_{I(D)} = 0.8 \text{ V},$		2.5	3.4	
ICCL+	Low-level supply current	VCC = ±9 V	$V_{I(R)} = V_{T-(min)}$		3.7	5.1	mA
		V _{CC} = ±12 V	Output open		4.1	5.6	
		V _{CC} = ±5 V	$V_{I(D)} = 2 V$		-2.4	-3.1	
ICCH-	High-level supply current	VCC = ±9 V	$V_{I(R)} = V_{T+(max)}$		-3.9	-4.9	mA
		V _{CC} = ±12 V	Output open		-4.8	-6.1	
		V _{CC} = ±5 V	$V_{I(D)} = 0.8 \text{ V},$		-0.2	-0.35	
ICCL-	Low-level supply current	VCC = ±9 V	VI(R) = VT-(min),		-0.25	-0.4	mA
		V _{CC} = ±12 V	Output open		-0.27	-0.45	
loo.	Positive supply current	V _{CC} = ±5 V	$V_{I(R)} = V_{T+(max)}, V_{I(D)} = 0 V,$ $V_{CC-} = 0 V,$		4.8	6.4	mA
ICC+	1 ositive supply current	V _{CC} = ±12 V	Output open		6.7	9.1	111/4

[†] All typical values are at $T_A = 25$ °C.

electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 12 \text{ V}$, $V_{CC-} = -12 \text{ V}$ (unless otherwise noted)

driver section

	PARAMETER	TEST CONDIT	IONS	MIN	TYP†	MAX	UNIT
VIH	High-level input voltage			2			V
V_{IL}	Low-level input voltage					0.8	V
			$V_{CC} = \pm 5 V$	3.2	3.7		
Vон	High-level output voltage	$V_{I(D)} = 0.8 \text{ V}, R_L = 3 \text{ k}\Omega$	$V_{CC} = \pm 9 V$	6.5	7.2		V
			$V_{CC} = \pm 12 \text{ V}$	8.9	9.8		
			$V_{CC} = \pm 5 V$		-3.6	-3.2	
VOL	Low-level output voltage	V_{ID}) = 2 V, R_{L} = 3 $k\Omega$	$V_{CC} = \pm 9 V$		-7.1	-6.4	V
		·	$V_{CC} = \pm 12 \text{ V}$		-9.7	-8.8	
ΙΗ	High-level input current	V _{I(D)} = 7 V				5	μΑ
Ι _Ι L	Low-level input current	V _{I(D)} = 0 V			-0.73	-1.2	mA
los(H)	High-level short-circuit output current	$V_{I(D)} = 0.8 \text{ V}, V_{O(D)} = 0 \text{ V}$		-7	-12	-14.5	mA
IOS(L)	Low-level short-circuit output current	$V_{I(D)} = 2 \text{ V}, V_{O(D)} = 0 \text{ V}$		6.5	11.5	14	mA
rO	Output resistance	$V_{CC+} = 0 \text{ V}, V_{O(D)} = -2 \text{ V to}$	o 2 V	300			Ω

[†] All typical values are at $T_A = 25$ °C.

switching characteristics, V_{CC+} = 12 V, V_{CC-} = -12 V, T_A = 25°C (unless otherwise noted)

driver section (see Figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	$R_{I} = 3 k\Omega$, $C_{I} = 50 pF$		340	480	no
tPHL	Propagation delay time, high- to low-level output	K[= 3 KΩ, G[= 50 pr		100	150	ns
tTLH	Transition time, low- to high-level output	$R_{I} = 3 k\Omega$, $C_{I} = 50 pF$		120	180	20
tTHL	Transition time, high- to low-level output	K[= 3 KΩ, G[= 50 pr		105	160	ns
tTLH	Transition time, low- to high-level output	R _L = 3 kΩ to 7 kΩ (see Note 3), C _L = 2500 pF		2.1	3	
tTHL	Transition time, high- to low-level output	C _L = 2500 pF		2.1	3	μs

NOTE 3: The time is measured between 3 V and -3 V on output waveform.



electrical characteristics over recommended operating free-air temperature range, V_{CC+} = 12 V, V_{CC-} = -12 V (unless otherwise noted)

receiver section (see Figure 1) (see Note 4)

	PARAMETER	TEST CONDITION	NS	MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshhold voltage			1.2	1.9	2.3	V
V _{IT} _	Negative-going input threshhold voltage			0.6	0.95	1.2	V
V _{hys}	Hystresis voltage (V _{IT+} – V _{IT})			0.6			V
		\(\(\sigma\) = \(\sigma\) = \(\sigma\)	$V_{CC+} = 5 V$	3.7	4.1	4.5	
\/a#\\	High level output voltage	$V_{I(R)} = V_{T-(min)}, I_{OL} = -10 \mu A$	V _{CC+} = 12 V	4.4	4.7	5.2	V
VO(H)	High-level output voltage	$V_{I(R)} = V_{T-(min)}$	V _{CC+} = 5 V	3.1	3.4	3.8	V
		$I_{OH} = -0.4 \text{ mA}$	V _{CC+} = 12 V	3.6	4	4.5	
V _{O(L)}	Low-level output voltage	VI(R) = VT+(max),	I _{OL} = 24 mA		0.2	0.3	V
I	High level input current	V _{I(R)} = 25 V		3.6	6.7	8.3	mA
l IH	High-level input current	$V_{I(R)} = 3 V$		0.43	0.67	1	mA
1	Low level input ourrent	V _{I(R)} = -25 V		-3.6	-6.7	-8.3	mA
¹ L	Low-level input current	$V_{I(R)} = -3 V$		-0.43	-0.74	-1	mA
los	Short-circuit output current	$V_{I(R)} = V_{T-(min)}$			-2.8	-3.7	mA

[†] All typical values are at $T_A = 25$ °C.

NOTE 4: Response Control pin is open.

switching characteristics, V_{CC+} = 12 V, V_{CC-} = -12 V, T_A = 25°C (unless otherwise noted)

receiver section (see Figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	$R_1 = 400 \text{ k}\Omega, C_1 = 50 \text{ pF}$		150	240	20
tPHL	Propagation delay time, high- to low-level output	K[= 400 ks2, C[= 50 μr		50	100	ns
[†] TLH	Transition time, low- to high-level output	$R_{I} = 400 \text{ k}\Omega, C_{I} = 50 \text{ pF}$		250	360	no
tTHL	Transition time, high- to low-level output	KL = 400 K22, GL = 50 pr		18	35	ns

PARAMETER MEASUREMENT INFORMATION





Figure 1. Receiver Section Test Circuit (V_{IT+} , V_{IT-} , V_{OH} , V_{OL})




NOTES: A. C_L includes probe and jig capacitance.

B. The input waveform is supplied by a generator having the following characteristics: $Z_O = 50 \Omega$, $t_W = 500 \text{ ns}$, $t_{TLH} \le 5 \text{ ns}$, $t_{THL} \le 5 \text{ ns}$.

Figure 2. Driver Section Switching Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The input waveform is supplied by a generator having the following characteristics: $Z_O = 50 \Omega$, $t_W = 500 \text{ ns}$, $t_{THL} \le 5 \text{ ns}$, $t_{TLH} \le 5 \text{ ns}$.

Figure 3. Receiver Section Switching Test Circuit and Voltage Waveforms






DRIVER

vs

FREE-AIR TEMPERATURE

los(L)

 $V_{I(D)} = H$



SHORT-CIRCUIT OUTPUT CURRENT 70

Figure 6

 T_A – Free-Air Temperature – ${}^{\circ}C$


30

IOS(H)

 $V_{I(D)} = L$

40

50



DRIVER

Figure 7

15

10

5

0

-5

-10

-15

10


20

V_{CC+} = 12 V

V_{CC}-=-12 V $V_O = 0$

I_{OS}- Short-Circuit Output Current - mA

RECEIVER **OUTPUT VOLTAGE** vs






Figure 8

RECEIVER OUTPUT VOLTAGE

INPUT VOLTAGE





Figure 9











Figure 10














www.ti.com 6-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN751701P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-20 to 85	SN751701P	Samples
SN751701PSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-20 to 70	A1701	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 6-Apr-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN751701PSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN751701PSR	SO	PS	8	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN751701P	Р	PDIP	8	50	506	13.97	11230	4.32



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated