

SLLS062E-MAY 1990-REVISED AUGUST 2007

FEATURES

- Meets or Exceeds the Requirements of IBM® 360/370 Input/Output Interface Specification for 4.5-Mb/s Operation
- Single 5-V Supply
- **Uncommitted Emitter-Follower Output** Structure for Party-Line Operation
- **Driver Output Short-Circuit Protection**
- **Driver Input/Receiver Output Compatible With**
- Receiver Input Resistance . . . 7.4 k Ω to 20 k Ω
- **Ratio Specification for Propagation Delay** Time, Low to High/High to Low

DESCRIPTION/ ORDERING INFORMATION


The SN751730 triple line driver/receiver is specifically designed to meet the input/output interface specifications for IBM System 360/370. It also is compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower driver outputs of the SN751730 drive terminated lines, such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network that turns on when the output voltage drops approximately 2.5 V.


An open line affects the receiver input as does a low-level input voltage.

All the driver inputs and receiver outputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line by pulling either DE1 or DE2 to a low level.


D OR N PACKAGE (TOP VIEW)



DW PACKAGE (TOP VIEW)



NS PACKAGE (TOP VIEW)



N.C. - No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. IBM is a registered trademark of International Business Machines Corporation.



ORDERING INFORMATION

T _A	PACKA	GE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN751730N	SN751730N
	SOIC - D	Tube	SN751730D	SN751730
0°C to 70°C	30IC - D	Tape and reel	SN751730DR	31731730
0.0 10 10.0	SOIC - DW	Tube	SN751730DW	SN751730
	SOIC - DW	Tape and reel	SN751730DWR	SN751730
	SOP - NS	Tape and reel	SN751730NSR	SN751730

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLES

EACH DRIVER


	INPUTS		OUTPUT
DI	DE1	DE2	DO
L	Χ	X	L
X	L	X	L
X	Х	L	L
Н	Н	Н	Н

EACH DRIVER(1)

INPUT RI	OUTPUT RO
L	Н
Н	L
Open	Н

(1) H = high level, L = low level, X = irrelevant


LOGIC DIAGRAM (POSITIVE LOGIC)




Pin numbers shown are for the D and N package only.



EQUIVALENT SCHEMATICS OF DRIVER AND RECEIVER(1)



(1) All resistor values are nominal.





Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage ⁽²⁾			7	V
V	Input voltage range	Driver	-0.5	7	V
VI	input voitage range	Receiver	-0.5	7	V
Vo	Input voltage range Output voltage range Enable input voltage range Package thermal impedance (3) Operating virtual junction temperature	Driver	-0.5	7	V
Enable input volta	Enable input voltage range		-0.5	7	V
	Park and the section (3)	D package		73	
0		DW package		58	°C/W
θ_{JA}	Package thermal impedance **	N package		67	-C/VV
		NS package		60	
TJ	Operating virtual junction temperature			150	°C
	Lead temperature 1,6 mm (1/16 inch) fr	om case for 10 s		260	°C
T _{stg}	Storage temperature range		-65	150	°C/W

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage			5	5.25	V	
1/	High level input valtage	Ligh level input voltage				V	
V _{IH}	High-level input voltage	1.55			V		
.,	Laur laurel immust vielte me	Driver, Enable			0.8	V	
V_{IL}	Low-level input voltage Receiver				1.15	V	
T_A	Operating free-air temperature		0		70	°C	

Submit Documentation Feedback

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



DRIVER SECTION

Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	MAX	UNIT	
V _{IK}	Input clamp voltage		$V_{CC} = 4.75 \text{ V},$	$I_{IL} = -18 \text{ mA}$		-1.5	V	
			$V_{CC} = 4.75 \text{ V},$ $I_{OH} = -59.3 \text{ mA}$	V _{IH} = 2 V, T _A = 25°C	3.11			
V	High-level output voltage	$V_{CC} = 5.25 \text{ V},$ $I_{OH} = -78.1 \text{ mA}$	V _{IH} = 2 V,		4.1	V		
V _{OH}	nign-level output voltage	$V_{CC} = 4.75 \text{ V},$ $R_L = 51.4 \Omega$	V _{IH} = 2 V,	3.05				
		$V_{CC} = 5.25 \text{ V},$ $R_L = 56.9 \Omega$	V _{IH} = 2 V,					
V _{ODH}	Differential high-level output voltage		R_L = 46.3 Ω or 56.9 Ω			0.5	V	
	DL Low-level output voltage		$V_{CC} = 5.25 \text{ V},$	$I_{OL} = -0.24 \text{ mA}$		0.15	V	
V _{OL}			$V_{IL} = 0.8 \text{ V},$ $V_{IH} = 4.5 \text{ V}$	$R_L = 56.9 \Omega$		0.15		
	High lovel input augrent	DI	V 5.05.V	V 27V				
I _{IH}	High-level input current	DE	$V_{CC} = 5.25 \text{ V},$	V _{IH} = 2.7 V		60	μA	
	Low level input current	DI	V 5.05.V	V 0.4.V		-400		
I _{IL}	Low-level input current	DE	$V_{CC} = 5.25 \text{ V},$	$V_{IH} = 0.4 V$		-1200	μA	
	Liab loval autout aurrent		V _{CC} = 4.75 V,	V _{IL} = 0		100		
I _{OH}	High-level output current		V _{OH} = 5 V	V _{IH} = 4.5 V		100	μA	
Ios	Short-circuit output current ⁽¹⁾		V _{CC} = 5.25 V	V _{IH} = 4.5 V		-30	mA	
I _{CCH}	Complex compate (total propleme)		V _{CC} = 5.25 V,	$V_{I(D)} = 4.5 \text{ V},$ $V_{I(R)} = 0$	47			
I _{CCL}	Supply current (total package)	ply current (total package)		$V_{I(D)} = 0,$ $V_{I(R)} = 4.5 \text{ V}$		80	mA	

⁽¹⁾ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

Switching Characteristics

 $V_{CC} = 5 \text{ V} + 5\%, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST	TEST CONDITIONS			MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output			6.5	12	18.5	ns
t _{PHL}	Propagation delay time, high- to low-level output	$R_L = 47.5 \Omega$,	See Figure 1	6.5	12	18.5	ns
Δt_{pd}	Differential propagation delay time (1)	-				10	ns
t _r	Output rise time	V _{CC} = 5 V,	V _O = 0.15 V to 3.05	5	10		ns
t _f	Output fall time	$R_L = 47.5 \Omega$, See Figure 1	V, C _L = 10.2 pF,	5	13		ns
SR	Slew rate	$V_O = 1 \text{ V to } 3 \text{ V}$ average, $R_L = 47.5 \Omega$, See Figure 1	C _L = 10.2 pF,			0.65	V/ns

(1) $\Delta t_{pd} = |t_{PLH} - t_{PHL}|$



RECEIVER SECTION

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	1	TEST CONDITIONS	MIN	MAX	UNIT	
V _{OH}	High-level output voltage	V _{CC} = 4.75 V, _{IOH} = -400 μA	V _I = 1.15 V,	2.7		V	
V	Low-level output voltage	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 8 mA		0.5	V	
V _{OL}	Low-level output voltage	V _{IH} = 1.55 V	I _{OL} = 4 mA		0.4	V	
rį	Input resistance	$V_{CC} = 0$,	$V_I = 0.15 \text{ V to } 3.9 \text{ V}$	7.4	20	kΩ	
I _{IH}	High-level input current	V _{CC} = 4.75 V,	V _{IH} = 3.11 V		0.42	mA	
I _{IL}	Low-level input current	$V_{CC} = 5.25 \text{ V},$	V _{IL} = 0.15 V	-0.24	0.04	mA	
I _{OS} ⁽¹⁾	Short-circuit output current	$V_{CC} = 5.25 \text{ V},$	V _{IL} = 0	-20	-100	mA	
I _{CCH}	Supply current (total	V _{CC} = 5.25 V,	$V_{I(D)} = 4.5 \text{ V},$ $V_{I(R)} = 0$		47	mΛ	
I _{CCL}	package)	No load	$V_{I(D)} = 0,$ $V_{I(R)} = 4.5 \text{ V}$		80	mA	

⁽¹⁾ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

Switching Characteristics


 $V_{CC} = 5 \text{ V} + 5\%, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output		7.5	12	19.5	ns
t _{PHL}	Propagation delay time, high- to low-level output	$R_L = 2 k\Omega$, $C_L = 15 pF$, See Figure 2	7.5	12	19.5	ns
$\Delta t_{pd}^{(1)}$	Differential propagation delay time				10	ns

(1) $\Delta t_{pd} = |t_{PLH} - t_{PHL}|$




PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_O \approx 50~\Omega$, $t_w \le 500~ns$, PRR $\le 1~MHz$, $t_f \le 6~ns$, $t_r \le 15~ns$.

B. C_L includes probe and jig capacitance.

Figure 1. Driver Test Circuit and Voltage Waveforms



NOTES: A. The pulse generator has the following characteristics: $Z_0 \approx 50~\Omega$, $t_w \le 500~ns$, PRR $\le 1~MHz$, $t_f \le 10~ns$, $t_r \le 10~ns$.

B. C_L includes probe and jig capacitance.

Figure 2. Receiver Test Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN751730D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN751730
SN751730D.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN751730
SN751730DE4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN751730
SN751730DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	SN751730
SN751730DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN751730
SN751730N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN751730N
SN751730N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN751730N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN751730DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN751730DWR	SOIC	DW	20	2000	356.0	356.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN751730D	D	SOIC	16	40	507	8	3940	4.32
SN751730D.A	D	SOIC	16	40	507	8	3940	4.32
SN751730DE4	D	SOIC	16	40	507	8	3940	4.32
SN751730N	N	PDIP	16	25	506	13.97	11230	4.32
SN751730N.A	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025