

FEATURES

- Single Chip With Easy Interface Between **UART and Serial-Port Connector of IBM™ PC/AT™** and Compatibles
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Supports Data Rates up to 120 kbit/s
- ESD Protection Meets or Exceeds 10 kV on RS-232 Pins and 3.5 kV on All Other Pins (Human-Body Model)
- Pin-to-Pin Compatible With the SN75C185

DESCRIPTION/ORDERING INFORMATION

The SN75185 combines three drivers and five receivers from the TI SN75188 and SN75189 bipolar guadruple drivers and receivers, respectively. The pinout matches the flow-through design of the SN75C185 to decrease the part count, reduce the board space required, and allow easy interconnection of the UART and serial-port connector of IBM™ PC/AT[™] and compatibles. The bipolar circuits and processing of the SN75185 provide a rugged low-cost solution for this function at the expense of guiescent power and external passive components relative to the SN75C185.

The SN75185 complies with the requirements of the TIA/EIA-232-F and ITU v.28 standards. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the SN75185 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates to 120 kbit/s, use of TIA/EIA-423-B (ITU v.10) and TIA/EIA-422-B (ITU v.11) standards is recommended.

The SN75185 is characterized for operation over the temperature range of 0°C to 70°C.

-		CKAGE VIEW)	_
V _{DD} [RA1 [RA2 [RA3 [DY1 [DY2 [RA4 [DY3 [RA5 [V _{SS} [1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	V _{CC} RY1 RY2 RY3 DA1 DA2 RY4 DA3 RY5 GND

DB, DW, OR PW PACKAGE (TOP VIEW)

V _{DD} RA1 RA2 RA3	1 2 3 4	20 19 18 17	□ V _{CC} □ RY1 □ RY2 □ RY3
DY1 🖂	5	16	💷 DA1
DY2 🖂	6	15	DA2
RA4 🖂	7	14	💷 RY4
DY3 🖵	8	13	💷 DA3
RA5 💷	9	12	💷 RY5
V _{SS} □──	10	11	=== GND



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. IBM, PC/AT are trademarks of IBM Corporation.


SN75185 **MULTIPLE RS-232 DRIVERS AND RECEIVERS**

SLLS181D-DECEMBER 1994-REVISED JANUARY 2006


ORDERING INFORMATION

T _A	P/	ACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Tube of 20	SN75185N	SN75185N		
	SOIC - DW	Tube of 25	SN75185DW	ON/76106		
	50IC - DW	Reel of 2000	SN75185DWR	— SN75185		
0°C to 70°C	SSOP – DB	Tube of 70	SN75185DB	A185		
	330F - DB	Reel of 2000	SN75185DBR	A105		
	TSSOP – PW	Tube of 70	SN75185PW	A105		
	1330F - PW	Reel of 2000	SN75185PWR	A185		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




LOGIC DIAGRAM (POSITIVE LOGIC)



SCHEMATIC OF DRIVERS

Resistor values shown are nominal.



Resistor values shown are nominal.

SN75185 **MULTIPLE RS-232 DRIVERS AND RECEIVERS**



SLLS181D-DECEMBER 1994-REVISED JANUARY 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V _{CC}	Supply voltage ⁽²⁾				10	V	
V _{DD}	Supply voltage ⁽²⁾				15	V	
V _{SS}	Supply voltage ⁽²⁾				-15	V	
		Driver		-15	7	V	
	Input voltage range	Receiver		-30	30	v	
	Driver output voltage range			-15	15	V	
	Receiver low-level output current	current					
		DB package		70			
	Decline thermal impedance $^{(3)}(4)$	DW package		58	°C/W		
θ_{JA}	Package thermal impedance ⁽³⁾⁽⁴⁾	N package	N package				
		PW package	PW package				
TJ	Operating virtual junction temperature				150	°C	
		Liuman Dadu Madal	RS-232 pins, class 3, A ⁽⁵⁾		10	kV	
	Floatrostatio discharge	Human-Body Model	All pins, class 3, A ⁽⁶⁾		3.5	ĸv	
	Electrostatic discharge	Mashina Madal	RS-232 pins, class 3, B ⁽⁷⁾		600		
		Machine Model	All pins, class 3, B ⁽⁵⁾		250	v	
T _{stg}	Storage temperature range			-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)

All voltages are with respect to the network ground terminal. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7. (3)

(4)

(5) RS-232 pins are tested with respect to ground and to each other.

Per MIL-PRF-38535 (6)

(7) RS-232 pins are tested with respect to ground.

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
V _{DD}	Supply voltage		7.5	9	15	V
V _{SS}	Supply voltage	-7.5	-9	-15	V	
VIH	High-level input voltage (drivers only)	1.9			V	
VIL	Low-level input voltage (drivers only)			0.8	V	
	High level output ourrept	Drivers			-6	mA
IOH	High-level output current	Receivers			-0.5	IIIA
		Drivers			6	
IOL	Low-level output current	Receivers			16	mA
T _A	Operating free-air temperature		0		70	°C

Supply Currents

	PARAMETER		TEST C	ONDITIONS		MIN	MAX	UNIT
I _{CC}	Supply current from V_{CC}	All inputs at 5 V,	No load,	$V_{\rm CC} = 5 \ V$			30	mA
				V _{DD} = 9 V,	$V_{SS} = -9 V$		15	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 V$,	$V_{SS} = -12 V$		19	
	Supply current from VDD			$V_{DD} = 15 V,$	$V_{SS} = -15 V$		25	mA
IDD	Supply current from v _{DD}	All inputs at 0.8 V,		V _{DD} = 9 V,	$V_{SS} = -9 V$		4.5	ША
			No load	$V_{DD} = 12 V,$	$V_{SS} = -12 V$		5.5	
				V _{DD} = 15 V,	V _{SS} = -15 V		9	
				V _{DD} = 9 V,	V _{SS} = -9 V		-15	
		All inputs at 1.9 V,	No load	V _{DD} = 12 V,	V _{SS} = -12 V		-19	
	Supply ourrent from V			$V_{DD} = 15 V$,	V _{SS} = -15 V		-25	mA
I _{SS}	Supply current from V_{SS}			V _{DD} = 9 V,	V _{SS} = -9 V		-3.2	ША
		All inputs at 0.8 V,	No load	V _{DD} = 12 V,	V _{SS} = -12 V		-3.2	
				V _{DD} = 15 V,	V _{SS} = -15 V		-3.2	

SN75185 **MULTIPLE RS-232 DRIVERS AND RECEIVERS**

SLLS181D-DECEMBER 1994-REVISED JANUARY 2006

DRIVER SECTION

Electrical Characteristics

over recommended operating free-air temperature range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS					UNIT
V _{OH}	High-level output voltage	V _{IL} = 0.8 V,	$R_L = 3 k\Omega$,	See Figure 1	6	7.5		V
V _{OL}	Low-level output voltage ⁽¹⁾	V _{IH} = 1.9 V,	$R_L = 3 k\Omega$,	See Figure 1		-7.5	-6	V
I _{IH}	High-level input current	V ₁ = 5 V,	See Figure 2				10	μA
IIL	Low-level input current	V ₁ = 0,	See Figure 2				-1.6	mA
I _{OS(H)}	High-level short-circuit output current ⁽²⁾	V _{IL} = 0.8 V,	V _O = 0,	See Figure 1	-4.5	-12	-19.5	mA
I _{OS(L)}	Low-level short-circuit output current	V _{IH} = 2 V,	V _O = 0,	See Figure 1	4.5	12	19.5	mA
r _o	Output resistance ⁽³⁾	$V_{CC} = V_{DD} = V_{S}$	_{SS} = 0,	$V_0 = -2 V$ to 2 V	300			Ω

The algebraic convention, in which the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic (1) levels only (e.g., if -10 V is maximum, the typical value is a more negative voltage).

Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings. Test conditions are those specified by TIA/EIA-232-F and as listed above. (2)

(3)

Switching Characteristics

 V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = –12 V, T_A = 25°C (see Figure 3)

	PARAMETER	TEST C	ONDITIONS	MIN	ТҮР	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	$R_L = 3 \ k\Omega$ to 7 $k\Omega$,	C _L = 15 pF		315	500	ns
t _{PHL}	Propagation delay time, high- to low-level output	$R_L = 3 \ k\Omega$ to 7 $k\Omega$,	C _L = 15 pF		75	175	ns
+	Transition time, low- to high-level output	$R_1 = 3 k\Omega$ to 7 k Ω	C _L = 15 pF		60	100	ns
t _{TLH}	Transition time, low- to high-level output	$H_{L} = 3 KS2 10 7 KS2$	C _L = 2500 pF ⁽¹⁾		1.7	2.5	μs
	Transition time, high to low loval autout		C _L = 15 pF		40	75	ns
t _{THL}	Transition time, high- to low-level output	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	C _L = 2500 pF ⁽²⁾		1.5	2.5	μs

Measured between -3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions); all unused inputs are tied either high or low. (1) Measured between 3-V and -3-V points of the output waveform (TIA/EIA-232-F conditions); all unused inputs are tied either high or low. (2)

RECEIVER SECTION

Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	MIN	TYP ⁽¹⁾	MAX	UNIT	
v	Depitive action threader and welters	One Figure F	$T_A = 25^{\circ}C$	1.75	1.9	2.3	v
V_{T+}	Positive-going threshold voltage	See Figure 5	$T_A = 0^\circ C$ to $70^\circ C$	1.55		2.3	v
V_{T-}	Negative-going threshold voltage			0.75	0.97	1.25	V
V _{hys}	Input hysteresis (V _{T+} – V _{T–})			0.5	·		V
V		0.5 m (V _{IH} = 0.75 V	2.6	4	5	v
V _{OH}	High-level output voltage	I _{OH} =0.5 mA	Inputs open	2.6			v
V _{OL}	Low-level input voltage	I _{OL} = 10 mA,	V _I = 3 V		0.2	0.45	V
		V _I = 25 V,	See Figure 5	3.6	·	8.3	
IIH	High-level input current	V ₁ = 3 V,	See Figure 5	0.43			mA
		V _I = -25 V,	See Figure 5	-3.6		-8.3	
Ι _{ΙL}	Low-level output current	$V_{I} = -3 V,$	See Figure 5	-0.43			mA
I _{OS}	Short-circuit output current	See Figure 4			-3.4	-12	mA

(1) All typical values are at T_A = 25°C, V_{CC} = 5 V, V_{DD} = 9 V, and V_{SS} = –9 V.

Switching Characteristics

 V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_{A} = 25°C (see Figure 6)

	PARAMETER	TEST CO	NDITIONS	MIN	ТҮР	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 50 pF,	$R_L = 5 \ k\Omega$		107	500	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 50 pF,	$R_L = 5 \ k\Omega$		42	150	ns
t _{TLH}	Transition time, low- to high-level output	C _L = 50 pF,	$R_L = 5 \ k\Omega$		175	525	ns
t _{THL}	Transition time, high- to low-level output	C _L = 50 pF,	$R_L = 5 \ k\Omega$		16	60	ns

SN75185 MULTIPLE RS-232 DRIVERS AND RECEIVERS SLLS181D-DECEMBER 1994-REVISED JANUARY 2006

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for $V_{\text{OH}},\,V_{\text{OL}},\,I_{\text{OS(H)}},\,\text{and}\,\,I_{\text{OS(L)}}$





Figure 2. Driver Test Circuit for $I_{\rm IH}$ and $I_{\rm IL}$



A. C₁ includes probe and jig capacitance.

B. The pulse generator has the following characteristics: t_w = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_r = t_f < 50 ns.

Figure 3. Driver Test Circuit and Voltage Waveforms







Figure 4. Receiver Test Circuit for IOS







PARAMETER MEASUREMENT INFORMATION (continued)




A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: t_w = 25 µs, PRR = 20 kHz, Z_0 = 50 Ω, t_r = t_f < 50 ns.

Figure 6. Receiver Propagation and Transition Times




TYPICAL CHARACTERISTICS



DRIVER SECTION

TYPICAL CHARACTERISTICS

RECEIVER SECTION



NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0 V, will not cause a change in the output level.

Figure 13.

T_A – Free-Air Temperature – °C

SN75185 MULTIPLE RS-232 DRIVERS AND RECEIVERS SLLS181D-DECEMBER 1994-REVISED JANUARY 2006



APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the SN75185 in the fault condition. In the fault condition, the device outputs are shorted to ±15 V, and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).





Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F



(1) See Figure 10 to select the correct values for the loading capacitors (C1, C2, and C3), which are required to meet the RS-232 maximum slew-rate requirement of 30 V/μs. The value of the loading capacitors required depends on the line length and desired slew rate, but typically is 330 pF.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN75185DB	NRND	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A185	
SN75185DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A185	Samples
SN75185DW	NRND	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75185	
SN75185DWG4	NRND	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75185	
SN75185DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75185	Samples
SN75185N	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75185N	Samples
SN75185PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A185	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75185DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN75185DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75185PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75185DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN75185DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75185PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75185DB	DB	SSOP	20	70	530	10.5	4000	4.1
SN75185DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75185DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN75185DWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75185DWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN75185N	N	PDIP	20	20	506	13.97	11230	4.32

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated