
DW PACKAGE

(TOP VIEW)

- Three Bidirectional Transceivers
- Driver Meets or Exceeds ANSI Standard EIA/TIA-422-B and RS-485 and ITU Recommendation V.11
- Two Skew Limits Available
- Designed to Operate Up to 20 Million Data Transfers per Second (FAST-20 SCSI)
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±300 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operate From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Feature Independent Direction Controls for Each Channel

1D [20 1B 1DIR ∏ 19∏ 1A ис П 18 NC 3 GND [4 17 Пис NC 5 16 V_{CC} 2D ∏ 6 15 **□** 2B 2DIR ∏ 7 14 2A NC 🛮 8 13 3B 3D **[**] 9 12 3A 3DIR [] 10 11 ∏ NC

NC - No internal connection



description

The SN75ALS170 and SN75ALS170A triple differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and the driver meets ANSI Standards EIA/TIA-422-B and RS-485 and both the driver and receiver meet ITU Recommendation V.11. The SN75ALS170A is designed for FAST-20 SCSI and can transmit or receive data pulses as short as 30 ns with a maximum skew of 5 ns.

The SN75ALS170 and SN75ALS170A operate from a single 5-V power supply. The drivers and receivers have active-high and active-low enables, respectively, which are internally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS170 and the SN75ALS170A are characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

SKEW LIMIT	PART NUMBER					
10 ns	SN75ALS170DW	SN75ALS170J				
5 ns	SN75ALS170ADW					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Function Tables

EACH DRIVER

INPUT	DIR	OUTPUTS			
D	DIK	Α	В		
Н	Н	Н	L		
L	Н	L	Н		
X	L	Z	Z		


EACH RECEIVER


DIFFERENTIAL INPUTS A – B	DIR	OUTPUT R
V _{ID} ≥ 0.3 V	L	Н
$-0.3 \text{ V} < \text{V}_{\text{ID}} < 0.3 \text{ V}$	L	?
$V_{ID} \le -0.3 V$	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


logic symbol†

logic diagram (positive logic)






Pin numbers shown are for the DW package.



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	
Enable input voltage, V _I	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package .	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW



SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

recommended operating conditions

			MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}			4.75	5	5.25	V
/oltage at any bus terminal (separately or common mode), V _I or V _{IC}					12	V
Voltage at any bus terminal (separately or common	node), v or v C				-7	V
High-level input voltage, VIH	D, DIR		2			V
Low-level input voltage, V _{IL}	D, DIR				0.8	V
Differential input voltage, V _{ID} (see Note 2)					±12	V
High lovel output ourrent lev	Driver				-60	mA
High-level output current, IOH	Receiver				-400	μΑ
Low-level output current, IOI	Driver				60	mA
Low-level output current, IOL	Receiver				8	IIIA
Operating free-air temperature, TA			0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS†	MIN			
٧ıĸ	Input clamp voltage	I _I = -19 mA				-1.5	V
٧o	Output voltage	IO = 0		0		6	V
Vон	High-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	$V_{IH} = 2 V$, $I_{OH} = -55 \text{ mA}$	2.7			V
VOL	Low-level output voltage	V _{CC} = 4.75 V, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 55 mA			1.7	V
VOD1	Differential output voltage	IO = 0		1.5		6	٧
V _{OD2}	Differential output voltage	$R_L = 100 \Omega$,	See Figure 1	1/2 V _{OD} or 2§	1		V
		$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	$V_{test} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage¶					±0.2	V
V/0.0	Common mode output voltage		0 5 4			3	V
Voc	Common-mode output voltage	R_L = 540 Ω or 100 Ω,	See Figure 1			-1	V
Δ Voc	Change in magnitude of common-mode output voltage¶						V
la.	Output ourrent	Output disabled,	V _O = 12 V			1	mA
Ю	Output current	See Note 3	V _O = -7 V			-0.8	mA
lіН	High-level input current	V _I = 2.4 V				20	μΑ
IIL	Low-level input current	V _I = 0.4 V				-400	μА
		V _O = -6 V	V _O = -6 V			-250	
	Object already automate	VO = 0	V _O = 0			-150	A
los	Short-circuit output current	$V_O = V_{CC}$	$V_O = V_{CC}$			250	mA
		V _O = 8 V			250		
laa	Cupply ourrent	No load	Outputs enabled		69	90	m A
ICC	Supply current	INO IOAU	Outputs disabled		57 78		mA

[†] The power-off measurement in ANSI Standard EIA/TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. ‡ All typical values are at V_{CC} = 5 V and T_A = 25°C. § The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The EIA/TIA-422-B limit does not apply for a combined driver and receiver terminal.



[¶] Δ | V_{OD} | and Δ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	MIN	TYP [†]	MAX	UNIT
		ALS170	$R_L = 54 \Omega$,	C _L = 50 pF,	3	8	13	
		ALS170A	T _A =25°C,	See Figure 3	5.5	8	10.5	
t _{d(OD)} [Differential output delay time	ALS170	$R_{L1} = R_{L3} = 165 \Omega,$ $C_{L} = 60 \text{ pF},$	$R_{L2} = 75 \Omega,$ $T_A = 25^{\circ}C,$	3	8	13	ns
		ALS170A	See Figure 4	тд =20 О,	5.5	8	10.5	
•	Police description	R _L = 54 Ω , See Figure 3	$C_L = 50 \text{ pF},$		1	5	ns	
tsk(p)	Pulse skew [‡]		$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 pF$,	R_{L2} = 75 Ω, See Figure 4		1	5	ns
		ALS170	$R_L = 54 \Omega$,	C _L = 50 pF,			10	
	Skew limit§	ALS170A	See Figure 3				5	20
tsk(lim)	Skew littlits	ALS170	$R_{L1} = R_{L3} = 165 \Omega$,	$R_{L2} = 75 \Omega$,			10	ns
		ALS170A	$C_L = 60 \text{ pF},$	See Figure 4			5	
	D) Differential-output transition time		R_L = 54 Ω, See Figure 3	C _L = 50 pF,	3	8	13	20
^t t(OD)			$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 \text{ pF}$,	$R_{L2} = 75 \Omega$, See Figure 4	3	8	13	ns

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485
VO	V_{oa}, V_{ob}	V_{oa}, V_{ob}
V _{OD1}	Vo	Vo
VOD2	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V _{OD3}		V _t (Test Termination Measurement 2)
V _{test}		V_{tst}
Δ V _{OD}	$ \vee_t - \overline{\vee}_t $	$ \vee_t - \overline{\vee}_t $
Voc	V _{os}	V _{os}
Δ VOC	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I _{sa} , I _{sb}	
IO	I _{xa} , I _{xb}	l _{ia} , l _{ib}

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.
‡ Pulse skew is defined as the |t_d(ODH)-t_d(ODL)| of each channel.
§ Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER		ONDITIONS	MIN	TYP [†]	MAX	UNIT
VIT+	Positive-going input threshold voltage	$V_0 = 2.7 V$,	$I_0 = -0.4 \text{ mA}$			0.3	V
VIT-	Negative-going input threshold voltage	$V_0 = 0.5 V$,	IO = 8 mA	-0.3‡			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} –)				60		mV
VIK	Enable-input clamp voltage	I _I = -18 mA				-1.5	V
Vон	High-level output voltage	V _{ID} = 300 mV, See Figure 5	$I_{OH} = -400 \mu A$,	2.7			٧
VOL	Low-level output voltage	$V_{ID} = -300 \text{ mV},$ See Figure 5	$I_{OL} = 8 \text{ mA},$			0.45	V
lo-	High-impedance-state output current	V _O = 2.4 V				20	μΑ
loz	r ligh-impedance-state output current	V _O = 0.4 V				-400	μΑ
1.	Line input current	Other input = 0,	V _I = 12 V			1	mA
'1	Line input current	See Note 4	$V_I = -7 V$			-0.8	IIIA
lн	High-level enable-input current	V _{IH} = 2.7 V				20	μΑ
I _I L	Low-level enable-input current	V _{IL} = 0.4 V				-100	μΑ
rį	Input resistance			12			kΩ
los	Short-circuit output current	$V_{ID} = 300 \text{ mV},$	VO = 0	-15		-85	mA
laa	Supply ourrent	No load	Outputs enabled		69	90	mA
Icc	Supply current	INO IOAU	Outputs disabled		57	78	IIIA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

NOTE 4: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
t=	Propagation delay time, low-to-high-level	ALS170		9		19	no	
^t PLH	output	ALS170A	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ $C_L = 15 \text{ pF}, \qquad T_A = 25^{\circ}\text{C},$	11.5		16.5	ns	
	Propagation delay time, high-to-low-level	ALS170	See Figure 6	9		19	no	
^t PHL	PHL output			11.5		16.5	ns	
_	ALS170				2	6		
^t sk(p)	Pulse skew§	ALS170A	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$			5	ns	
t	Skew limit¶	ALS170	C _L = 15 pF, See Figure 6			10	nc	
tsk(lim)	SNEW IIIIII	ALS170A				5	ns	

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V and T_A = 25°C.



[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

[§] Pulse skew is defined as the |tpLH-tpHL| of each channel.

[¶] Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} and V_{OC}





Figure 2. Driver V_{OD3}




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f


B. C_L includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms

S1 to 0 V S2 to 5 V

PARAMETER MEASUREMENT INFORMATION





- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_{\Omega} = 50 \ \Omega$.
 - B. C_I includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms With Double-Differential-SCSI **Termination for the Load**





Figure 5. Receiver VOH and VOL

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $Z_{O} = 50 \Omega$.

B. CL includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





Figure 9

RECEIVER



RECEIVER
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT




Figure 10

RECEIVER LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





Figure 12

TYPICAL CHARACTERISTICS



RECEIVER
OUTPUT VOLTAGE
VS
ENABLE VOLTAGE







Figure 15

APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 16. Typical Application Circuit




Figure 17. Typical Differential SCSI Application Circuit

APPLICATION INFORMATION




Figure 18. Typical Differential SCSI Bus Interface Implementation



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN75ALS170ADW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A
SN75ALS170ADW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A
SN75ALS170ADWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A
SN75ALS170ADWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A
SN75ALS170DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170
SN75ALS170DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170
SN75ALS170DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170
SN75ALS170DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS170ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75ALS170DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS170ADWR	SOIC	DW	20	2000	350.0	350.0	43.0
SN75ALS170DWR	SOIC	DW	20	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS170ADW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS170ADW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS170DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS170DW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025